You are viewing a plain text version of this content. The canonical link for it is here.

Posted to commits@nuttx.apache.org by GitBox <gi...@apache.org> on 2021/12/09 07:00:04 UTC

[GitHub] [incubator-nuttx] anchao commented on a change in pull request #4955: cortex-m/fault: add CFSR(Configurable Fault Status Register) Definitions

anchao commented on a change in pull request #4955:
URL: https://github.com/apache/incubator-nuttx/pull/4955#discussion_r765478546



##########
File path: arch/arm/src/armv7-m/nvic.h
##########
@@ -586,6 +586,55 @@
 #define NVIC_SYSHCON_BUSFAULTENA        (1 << 17) /* Bit 17: BusFault enabled */
 #define NVIC_SYSHCON_USGFAULTENA        (1 << 18) /* Bit 18: UsageFault enabled */
 
+/* SCB Configurable Fault Status Register Definitions */
+
+#define NVIC_CFAULTS_MEMFAULTSR_MASK    (0xff)    /* Memory Manage Fault Status Register Mask */

Review comment:
       Done




-- 
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.

To unsubscribe, e-mail: commits-unsubscribe@nuttx.apache.org

For queries about this service, please contact Infrastructure at:
users@infra.apache.org