You are viewing a plain text version of this content. The canonical link for it is here.

Posted to commits@nuttx.apache.org by "alexcekay (via GitHub)" <gi...@apache.org> on 2026/04/22 14:30:32 UTC

Re: [I] STM32H7 SPI DMA: Invalidate Dcache Timing Wrong [nuttx]

alexcekay commented on issue #11594:
URL: https://github.com/apache/nuttx/issues/11594#issuecomment-4296983480

   Hi @davids5, @dmammolo,
   
   had the exact same problem now on APX4, it is very sporadic and only happens on one specific local branch. Just slightly changing timing by adding or removing code already causes the issue to not occur anymore. IMO the analysis by @dmammolo is correct here and Cache invalidation should occur afterwards, but I need to debug more.
   
   @davids5: Do you remember why in case of SPI the DCACHE is cleared before, while other STM32H7 drivers like QSPI do clear the DCACHE after the transfer.


-- 
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.

To unsubscribe, e-mail: commits-unsubscribe@nuttx.apache.org

For queries about this service, please contact Infrastructure at:
users@infra.apache.org