You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by xi...@apache.org on 2021/02/03 02:41:55 UTC
[incubator-nuttx] branch master updated: stm32f412:Corrected Pin
count
This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new 18ce105 stm32f412:Corrected Pin count
18ce105 is described below
commit 18ce105e8bcc5853aec1b467612179fb8030ae4b
Author: David Sidrane <Da...@NscDg.com>
AuthorDate: Tue Feb 2 11:44:37 2021 -0800
stm32f412:Corrected Pin count
Port C was not working because the GPIO pin count was
wrong. The 48 pin packages has 34 GPIO (Not counting PH0 & PH1)
It is GPIOA GPIO B (sans PB11) and GPIOC PC13-PC15
---
arch/arm/include/stm32/chip.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/include/stm32/chip.h b/arch/arm/include/stm32/chip.h
index 1b0a8f2..b6628bc 100644
--- a/arch/arm/include/stm32/chip.h
+++ b/arch/arm/include/stm32/chip.h
@@ -1772,7 +1772,7 @@
# define STM32_NSDIO 1 /* One SDIO interface */
# define STM32_NLCD 0 /* No LCD */
# define STM32_NUSBOTG 1 /* USB OTG FS (only) */
-# define STM32_NGPIO 32 /* GPIOA-B */
+# define STM32_NGPIO 34 /* GPIOA-B (sans PB11) and 3 Bits of C */
# define STM32_NADC 1 /* One 12-bit ADC1, 16 channels */
# define STM32_NDAC 0 /* No DAC */
# define STM32_NCAPSENSE 0 /* No capacitive sensing channels */