You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by xi...@apache.org on 2023/01/16 08:14:38 UTC
[nuttx] branch master updated (613bfd0fde -> 806a2a8b8d)
This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a change to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
from 613bfd0fde mm/tlsf: fix compile error/warning on tlsf
add 7e4c5d3daa armv7a/r: cache function should depends on CONFIG_ARCH_XCACHE
add c61195bcc9 arch/armv7-a & armv7-r:Add invalidate icache behavior
add 1ea9db4ebe Fix error: implicit declaration of function 'cp15_invalidate_icache'; did you mean 'cp15_invalidate_dcache'?
add f783f5c384 arch/arm: Fix typo error in cp15_cacheops.h
add 4bb155db64 arch/arm: add barrier instruction for cache ops
add 806a2a8b8d arch/armv7-ar: flush dcache when addr is not aligned with cache line
No new revisions were added by this update.
Summary of changes:
arch/arm/src/armv7-a/arm_addrenv.c | 2 +-
arch/arm/src/armv7-a/arm_cache.c | 145 +++++++++++++++++-----------
arch/arm/src/armv7-a/arm_l2cc_pl310.c | 12 ++-
arch/arm/src/armv7-a/cp15_cacheops.c | 40 +++++++-
arch/arm/src/armv7-a/cp15_cacheops.h | 78 ++++++++++++---
arch/arm/src/armv7-r/arm_cache.c | 145 +++++++++++++++++-----------
arch/arm/src/armv7-r/arm_l2cc_pl310.c | 12 ++-
arch/arm/src/armv7-r/cp15_cacheops.c | 40 +++++++-
arch/arm/src/armv7-r/cp15_cacheops.h | 78 ++++++++++++---
arch/arm/src/sama5/sam_irq.c | 2 +-
boards/arm/sama5/sama5d4-ek/src/dram_main.c | 2 +-
11 files changed, 391 insertions(+), 165 deletions(-)