You are viewing a plain text version of this content. The canonical link for it is here.
Posted to notifications@mynewt.apache.org by "kasjer (via GitHub) via notifications" <no...@mynewt.apache.org> on 2026/10/31 16:06:06 UTC

[PR] hw/mcu/stm: Fix STM32G0 flash erase on single bank devices [mynewt-core]

kasjer opened a new pull request, #3865:
URL: https://github.com/apache/mynewt-core/pull/3865

   Erase code selected bank 2 for addresses in upper half of flash whenever FLASH_BANK_2 was defined. FLASH_BANK_2 is defined for all STM32G0B1/G0C1 devices but only some of them have dual bank flash (depends on part type and DUAL_BANK option byte).
   
   On single bank 128kB STM32G0B1CB erase of any page at or above 0x08010000 was requested with BKER set and failed so nothing could be written to second half of flash.
   
   Now FLASH_BANK_NB and FLASH_BANK_SIZE (evaluated by HAL at runtime) are used to decide which bank to erase. Pages in bank 2 are numbered from 256 as described in reference manual.
   
   Assisted-by: Claude:claude-opus-5-5
   Signed-off-by: Jerzy Kasenberg <je...@apache.org>


-- 
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.

To unsubscribe, e-mail: notifications-unsubscribe@mynewt.apache.org

For queries about this service, please contact Infrastructure at:
users@infra.apache.org


Re: [PR] hw/mcu/stm: Fix STM32G0 flash erase on single bank devices [mynewt-core]

Posted by "kasjer (via GitHub) via notifications" <no...@mynewt.apache.org>.
kasjer merged PR #3865:
URL: https://github.com/apache/mynewt-core/pull/3865


-- 
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.

To unsubscribe, e-mail: notifications-unsubscribe@mynewt.apache.org

For queries about this service, please contact Infrastructure at:
users@infra.apache.org