You are viewing a plain text version of this content. The canonical link for it is here.

Posted to github@arrow.apache.org by GitBox <gi...@apache.org> on 2021/09/12 11:36:54 UTC

[GitHub] [arrow-rs] alamb commented on a change in pull request #769: Fix riscv64 target_arch

alamb commented on a change in pull request #769:
URL: https://github.com/apache/arrow-rs/pull/769#discussion_r706823582



##########
File path: arrow/src/alloc/alignment.rs
##########
@@ -62,7 +62,7 @@ pub const ALIGNMENT: usize = 1 << 6;
 // - https://github.com/torvalds/linux/blob/master/Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt#L41
 // in general all of them are the same.
 /// Cache and allocation multiple alignment size
-#[cfg(target_arch = "riscv")]
+#[cfg(target_arch = "riscv64")]

Review comment:
       @vertexclique  I wonder if you have any thoughts?




-- 
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.

To unsubscribe, e-mail: github-unsubscribe@arrow.apache.org

For queries about this service, please contact Infrastructure at:
users@infra.apache.org