You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@mynewt.apache.org by ja...@apache.org on 2022/12/21 09:26:37 UTC

[mynewt-core] 01/02: mcu/nrf52: Enable instruction cache by default

This is an automated email from the ASF dual-hosted git repository.

janc pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/mynewt-core.git

commit fb0086500ed6dd69c219656fe63fb6be91b9c90a
Author: Szymon Janc <sz...@codecoup.pl>
AuthorDate: Wed Dec 21 09:01:35 2022 +0100

    mcu/nrf52: Enable instruction cache by default
    
    Does not really make sense to have it disabled by default since we are
    running from flash.
    
    Coremark comparison on nRF52840
    icache off:
    CoreMark Size    : 666
    Total ticks      : 2131
    Total time (secs): 16
    Iterations/Sec   : 125
    Iterations       : 2000
    
    icache on:
    CoreMark Size    : 666
    Total ticks      : 1538
    Total time (secs): 12
    Iterations/Sec   : 166
    Iterations       : 2000
---
 hw/mcu/nordic/nrf52xxx/syscfg.yml | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/hw/mcu/nordic/nrf52xxx/syscfg.yml b/hw/mcu/nordic/nrf52xxx/syscfg.yml
index 497865d02..5ad6c62b1 100644
--- a/hw/mcu/nordic/nrf52xxx/syscfg.yml
+++ b/hw/mcu/nordic/nrf52xxx/syscfg.yml
@@ -95,7 +95,7 @@ syscfg.defs:
     MCU_ICACHE_ENABLED:
        description: >
             Enabled Instruction code cache
-       value: 0
+       value: 1
 
     MCU_COMMON_STARTUP:
         description: >