You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by xi...@apache.org on 2023/02/01 06:04:52 UTC
[nuttx] branch master updated: arch:xtena: modify timer interrupt level large to XCHAL_IRQ_LEVEL level.
This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new 96a70b908f arch:xtena: modify timer interrupt level large to XCHAL_IRQ_LEVEL level.
96a70b908f is described below
commit 96a70b908f93714ee6f7a96c1898f2a5ee3aa2aa
Author: zhuyanlin <zh...@xiaomi.com>
AuthorDate: Thu Jan 27 15:58:49 2022 +0800
arch:xtena: modify timer interrupt level large to XCHAL_IRQ_LEVEL level.
Signed-off-by: ligd <li...@xiaomi.com>
---
arch/xtensa/src/common/xtensa_timer.h | 10 +++++-----
1 file changed, 5 insertions(+), 5 deletions(-)
diff --git a/arch/xtensa/src/common/xtensa_timer.h b/arch/xtensa/src/common/xtensa_timer.h
index dba43ef5a0..0fda4a8055 100644
--- a/arch/xtensa/src/common/xtensa_timer.h
+++ b/arch/xtensa/src/common/xtensa_timer.h
@@ -62,25 +62,25 @@
#ifndef XT_TIMER_INDEX
# if XCHAL_TIMER3_INTERRUPT != XTHAL_TIMER_UNCONFIGURED
-# if XCHAL_INT_LEVEL(XCHAL_TIMER3_INTERRUPT) <= XCHAL_EXCM_LEVEL
+# if XCHAL_INT_LEVEL(XCHAL_TIMER3_INTERRUPT) <= XCHAL_IRQ_LEVEL
# undef XT_TIMER_INDEX
# define XT_TIMER_INDEX 3
# endif
# endif
# if XCHAL_TIMER2_INTERRUPT != XTHAL_TIMER_UNCONFIGURED
-# if XCHAL_INT_LEVEL(XCHAL_TIMER2_INTERRUPT) <= XCHAL_EXCM_LEVEL
+# if XCHAL_INT_LEVEL(XCHAL_TIMER2_INTERRUPT) <= XCHAL_IRQ_LEVEL
# undef XT_TIMER_INDEX
# define XT_TIMER_INDEX 2
# endif
# endif
# if XCHAL_TIMER1_INTERRUPT != XTHAL_TIMER_UNCONFIGURED
-# if XCHAL_INT_LEVEL(XCHAL_TIMER1_INTERRUPT) <= XCHAL_EXCM_LEVEL
+# if XCHAL_INT_LEVEL(XCHAL_TIMER1_INTERRUPT) <= XCHAL_IRQ_LEVEL
# undef XT_TIMER_INDEX
# define XT_TIMER_INDEX 1
# endif
# endif
# if XCHAL_TIMER0_INTERRUPT != XTHAL_TIMER_UNCONFIGURED
-# if XCHAL_INT_LEVEL(XCHAL_TIMER0_INTERRUPT) <= XCHAL_EXCM_LEVEL
+# if XCHAL_INT_LEVEL(XCHAL_TIMER0_INTERRUPT) <= XCHAL_IRQ_LEVEL
# undef XT_TIMER_INDEX
# define XT_TIMER_INDEX 0
# endif
@@ -97,7 +97,7 @@
#if XT_TIMER_INTNUM == XTHAL_TIMER_UNCONFIGURED
# error "The timer selected by XT_TIMER_INDEX does not exist in this core."
-#elif XT_TIMER_INTPRI > XCHAL_EXCM_LEVEL
+#elif XT_TIMER_INTPRI > XCHAL_IRQ_LEVEL
# error "The timer interrupt cannot be high priority (use medium or low)."
#endif