You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by GitBox <gi...@apache.org> on 2021/06/09 12:05:01 UTC
[GitHub] [incubator-nuttx] lhespress opened a new pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
lhespress opened a new pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881
risc-v/esp32c3: Support ESP32-C3 efuse
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] gustavonihei commented on pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
gustavonihei commented on pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#issuecomment-857680883
@lhespress Please, use the PR description template.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] lhespress commented on a change in pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
lhespress commented on a change in pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#discussion_r652323429
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
##########
@@ -0,0 +1,243 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <stdlib.h>
+#include <debug.h>
+#include <assert.h>
+#include <nuttx/kmalloc.h>
+#include <nuttx/efuse/efuse.h>
+
+#include "hardware/esp32c3_soc.h"
+#include "esp32c3_efuse.h"
+
+/****************************************************************************
+ * Pre-processor Definitions
+ ****************************************************************************/
+
+struct esp32c3_efuse_lowerhalf_s
+{
+ FAR const struct efuse_ops_s *ops; /* Lower half operations */
+ void *upper; /* Pointer to efuse_upperhalf_s */
+};
+
+/****************************************************************************
+ * Private Functions Prototypes
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len);
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len);
+static int esp32c3_efuse_lowerhalf_ioctl(FAR struct efuse_lowerhalf_s *lower,
+ int cmd, unsigned long arg);
+
+/****************************************************************************
+ * Private Data
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static const struct efuse_ops_s g_esp32c3_efuse_ops =
+{
+ .read_field = esp32c3_efuse_lowerhalf_read,
+ .write_field = esp32c3_efuse_lowerhalf_write,
+ .ioctl = esp32c3_efuse_lowerhalf_ioctl,
+};
+
+/* EFUSE lower-half */
+
+static struct esp32c3_efuse_lowerhalf_s g_esp32c3_efuse_lowerhalf =
+{
+ .ops = &g_esp32c3_efuse_ops,
+ .upper = NULL,
+};
+
+/****************************************************************************
+ * Private functions
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_read;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * bits_len - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len)
+{
+ int ret = OK;
+
+ /* Read the requested field */
+
+ ret = esp32c3_efuse_read_field(field, data, bits_len);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_write;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * data - A pointer to array that contains the data for writing
+ * bits_len - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len)
+{
+ irqstate_t flags;
+ int ret = OK;
+
+ flags = enter_critical_section();
+
+ /* Write the blob data to the field */
+
+ ret = esp32c3_efuse_write_field(field, data, bits_len);
+
+ /* Burn the EFUSEs */
+
+ esp32c3_efuse_burn_efuses();
+
+ leave_critical_section(flags);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_ioctl;
+ *
+ * Description:
+ * Initialize the efuse driver. The efuse is initialized
+ * and registered as 'devpath'.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * cmd - The ioctol command value
Review comment:
Thanks, I have modified it.
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
##########
@@ -0,0 +1,243 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <stdlib.h>
+#include <debug.h>
+#include <assert.h>
+#include <nuttx/kmalloc.h>
+#include <nuttx/efuse/efuse.h>
+
+#include "hardware/esp32c3_soc.h"
+#include "esp32c3_efuse.h"
+
+/****************************************************************************
+ * Pre-processor Definitions
+ ****************************************************************************/
+
+struct esp32c3_efuse_lowerhalf_s
+{
+ FAR const struct efuse_ops_s *ops; /* Lower half operations */
+ void *upper; /* Pointer to efuse_upperhalf_s */
+};
+
+/****************************************************************************
+ * Private Functions Prototypes
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len);
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len);
+static int esp32c3_efuse_lowerhalf_ioctl(FAR struct efuse_lowerhalf_s *lower,
+ int cmd, unsigned long arg);
+
+/****************************************************************************
+ * Private Data
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static const struct efuse_ops_s g_esp32c3_efuse_ops =
+{
+ .read_field = esp32c3_efuse_lowerhalf_read,
+ .write_field = esp32c3_efuse_lowerhalf_write,
+ .ioctl = esp32c3_efuse_lowerhalf_ioctl,
+};
+
+/* EFUSE lower-half */
+
+static struct esp32c3_efuse_lowerhalf_s g_esp32c3_efuse_lowerhalf =
+{
+ .ops = &g_esp32c3_efuse_ops,
+ .upper = NULL,
+};
+
+/****************************************************************************
+ * Private functions
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_read;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * bits_len - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len)
+{
+ int ret = OK;
+
+ /* Read the requested field */
+
+ ret = esp32c3_efuse_read_field(field, data, bits_len);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_write;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * data - A pointer to array that contains the data for writing
+ * bits_len - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len)
+{
+ irqstate_t flags;
+ int ret = OK;
+
+ flags = enter_critical_section();
+
+ /* Write the blob data to the field */
+
+ ret = esp32c3_efuse_write_field(field, data, bits_len);
+
+ /* Burn the EFUSEs */
+
+ esp32c3_efuse_burn_efuses();
+
+ leave_critical_section(flags);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_ioctl;
+ *
+ * Description:
+ * Initialize the efuse driver. The efuse is initialized
+ * and registered as 'devpath'.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * cmd - The ioctol command value
+ * arg - The optional argument that accompanies the 'cmd'
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_ioctl(FAR struct efuse_lowerhalf_s *lower,
+ int cmd, unsigned long arg)
+{
+ int ret = OK;
+
+ switch (cmd)
+ {
+ /* We don't have proprietary EFUSE ioctls */
+
+ default:
+ {
+ minfo("Unrecognized cmd: %d\n", cmd);
+ ret = -ENOTTY;
+ }
+ break;
+ }
+
+ return ret;
+}
+
+/****************************************************************************
+ * Public Functions
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_initialize;
+ *
+ * Description:
+ * Initialize the efuse driver. The efuse is initialized
+ * and registered as 'devpath'.
+ *
+ * Input Parameters:
+ * devpath - The full path to the efuse device.
+ * This should be of the form /dev/efuse
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_initialize(FAR const char *devpath)
+{
+ struct esp32c3_efuse_lowerhalf_s *lower = NULL;
+ int ret = OK;
+
+ DEBUGASSERT(devpath != NULL);
+
+ lower = &g_esp32c3_efuse_lowerhalf;
+
+ /* Register the efuse upper driver */
+
+ lower->upper = efuse_register(devpath,
+ (FAR struct efuse_lowerhalf_s *)lower);
+
+ if (lower->upper == NULL)
+ {
+ /* The actual cause of the failure may have been a failure to allocate
+ * perhaps a failure to register the efuser driver (such as if the
+ * 'devpath' were not unique). We know here but we return EEXIST to
+ * indicate the failure (implying the non-unique devpath).
+ */
+
+ ret = -EEXIST;
+ goto errout;
+ }
+
+errout:
+ return ret;
Review comment:
Thanks, I have modified it.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] lhespress commented on pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
lhespress commented on pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#issuecomment-858239644
> @lhespress Please, use the PR description template.
Modify it.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] gustavonihei edited a comment on pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
gustavonihei edited a comment on pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#issuecomment-859728698
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] gustavonihei commented on a change in pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
gustavonihei commented on a change in pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#discussion_r651969572
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
##########
@@ -0,0 +1,243 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <stdlib.h>
+#include <debug.h>
+#include <assert.h>
+#include <nuttx/kmalloc.h>
+#include <nuttx/efuse/efuse.h>
+
+#include "hardware/esp32c3_soc.h"
+#include "esp32c3_efuse.h"
+
+/****************************************************************************
+ * Pre-processor Definitions
+ ****************************************************************************/
+
+struct esp32c3_efuse_lowerhalf_s
+{
+ FAR const struct efuse_ops_s *ops; /* Lower half operations */
+ void *upper; /* Pointer to efuse_upperhalf_s */
+};
+
+/****************************************************************************
+ * Private Functions Prototypes
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len);
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len);
+static int esp32c3_efuse_lowerhalf_ioctl(FAR struct efuse_lowerhalf_s *lower,
+ int cmd, unsigned long arg);
+
+/****************************************************************************
+ * Private Data
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static const struct efuse_ops_s g_esp32c3_efuse_ops =
+{
+ .read_field = esp32c3_efuse_lowerhalf_read,
+ .write_field = esp32c3_efuse_lowerhalf_write,
+ .ioctl = esp32c3_efuse_lowerhalf_ioctl,
+};
+
+/* EFUSE lower-half */
+
+static struct esp32c3_efuse_lowerhalf_s g_esp32c3_efuse_lowerhalf =
+{
+ .ops = &g_esp32c3_efuse_ops,
+ .upper = NULL,
+};
+
+/****************************************************************************
+ * Private functions
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_read;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * bits_len - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len)
+{
+ int ret = OK;
+
+ /* Read the requested field */
+
+ ret = esp32c3_efuse_read_field(field, data, bits_len);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_write;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * data - A pointer to array that contains the data for writing
+ * bits_len - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len)
+{
+ irqstate_t flags;
+ int ret = OK;
+
+ flags = enter_critical_section();
+
+ /* Write the blob data to the field */
+
+ ret = esp32c3_efuse_write_field(field, data, bits_len);
+
+ /* Burn the EFUSEs */
+
+ esp32c3_efuse_burn_efuses();
+
+ leave_critical_section(flags);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_ioctl;
+ *
+ * Description:
+ * Initialize the efuse driver. The efuse is initialized
+ * and registered as 'devpath'.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * cmd - The ioctol command value
+ * arg - The optional argument that accompanies the 'cmd'
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_ioctl(FAR struct efuse_lowerhalf_s *lower,
+ int cmd, unsigned long arg)
+{
+ int ret = OK;
+
+ switch (cmd)
+ {
+ /* We don't have proprietary EFUSE ioctls */
+
+ default:
+ {
+ minfo("Unrecognized cmd: %d\n", cmd);
+ ret = -ENOTTY;
+ }
+ break;
+ }
+
+ return ret;
+}
+
+/****************************************************************************
+ * Public Functions
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_initialize;
+ *
+ * Description:
+ * Initialize the efuse driver. The efuse is initialized
+ * and registered as 'devpath'.
+ *
+ * Input Parameters:
+ * devpath - The full path to the efuse device.
+ * This should be of the form /dev/efuse
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_initialize(FAR const char *devpath)
+{
+ struct esp32c3_efuse_lowerhalf_s *lower = NULL;
+ int ret = OK;
+
+ DEBUGASSERT(devpath != NULL);
+
+ lower = &g_esp32c3_efuse_lowerhalf;
+
+ /* Register the efuse upper driver */
+
+ lower->upper = efuse_register(devpath,
+ (FAR struct efuse_lowerhalf_s *)lower);
+
+ if (lower->upper == NULL)
+ {
+ /* The actual cause of the failure may have been a failure to allocate
+ * perhaps a failure to register the efuser driver (such as if the
+ * 'devpath' were not unique). We know here but we return EEXIST to
+ * indicate the failure (implying the non-unique devpath).
+ */
+
+ ret = -EEXIST;
+ goto errout;
+ }
+
+errout:
+ return ret;
Review comment:
```suggestion
}
return ret;
```
No need for this `goto`.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] gustavonihei commented on a change in pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
gustavonihei commented on a change in pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#discussion_r651971277
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
##########
@@ -0,0 +1,243 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse_lowerhalf.c
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <stdlib.h>
+#include <debug.h>
+#include <assert.h>
+#include <nuttx/kmalloc.h>
+#include <nuttx/efuse/efuse.h>
+
+#include "hardware/esp32c3_soc.h"
+#include "esp32c3_efuse.h"
+
+/****************************************************************************
+ * Pre-processor Definitions
+ ****************************************************************************/
+
+struct esp32c3_efuse_lowerhalf_s
+{
+ FAR const struct efuse_ops_s *ops; /* Lower half operations */
+ void *upper; /* Pointer to efuse_upperhalf_s */
+};
+
+/****************************************************************************
+ * Private Functions Prototypes
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len);
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len);
+static int esp32c3_efuse_lowerhalf_ioctl(FAR struct efuse_lowerhalf_s *lower,
+ int cmd, unsigned long arg);
+
+/****************************************************************************
+ * Private Data
+ ****************************************************************************/
+
+/* "Lower half" driver methods */
+
+static const struct efuse_ops_s g_esp32c3_efuse_ops =
+{
+ .read_field = esp32c3_efuse_lowerhalf_read,
+ .write_field = esp32c3_efuse_lowerhalf_write,
+ .ioctl = esp32c3_efuse_lowerhalf_ioctl,
+};
+
+/* EFUSE lower-half */
+
+static struct esp32c3_efuse_lowerhalf_s g_esp32c3_efuse_lowerhalf =
+{
+ .ops = &g_esp32c3_efuse_ops,
+ .upper = NULL,
+};
+
+/****************************************************************************
+ * Private functions
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_read;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * bits_len - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_read(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ uint8_t *data, size_t bits_len)
+{
+ int ret = OK;
+
+ /* Read the requested field */
+
+ ret = esp32c3_efuse_read_field(field, data, bits_len);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_write;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * field - A pointer to describing the fields of efuse
+ * data - A pointer to array that contains the data for writing
+ * bits_len - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+static int esp32c3_efuse_lowerhalf_write(FAR struct efuse_lowerhalf_s *lower,
+ const efuse_desc_t *field[],
+ const uint8_t *data,
+ size_t bits_len)
+{
+ irqstate_t flags;
+ int ret = OK;
+
+ flags = enter_critical_section();
+
+ /* Write the blob data to the field */
+
+ ret = esp32c3_efuse_write_field(field, data, bits_len);
+
+ /* Burn the EFUSEs */
+
+ esp32c3_efuse_burn_efuses();
+
+ leave_critical_section(flags);
+
+ return ret;
+}
+
+/****************************************************************************
+ * Name: esp32c3_efuse_lowerhalf_ioctl;
+ *
+ * Description:
+ * Initialize the efuse driver. The efuse is initialized
+ * and registered as 'devpath'.
+ *
+ * Input Parameters:
+ * lower - A pointer the publicly visible representation of
+ * the "lower-half" driver state structure
+ * cmd - The ioctol command value
Review comment:
```suggestion
* cmd - The ioctl command value
```
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] gustavonihei commented on pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
gustavonihei commented on pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#issuecomment-859728698
@lhespress The CI is complaining that the efuse defconfig is not refreshed. Please, run `./tools/refresh.sh` to fix it.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] lhespress commented on a change in pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
lhespress commented on a change in pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#discussion_r652323714
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
Review comment:
Thanks, I have modified it.
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
Review comment:
Thanks, I have modified it.
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * dst_size_bits - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_read_field(const efuse_desc_t *field[], void *dst,
+ size_t dst_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_write_field;
Review comment:
Thanks, I have modified it.
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * dst_size_bits - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_read_field(const efuse_desc_t *field[], void *dst,
+ size_t dst_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_write_field;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * src - A pointer to array that contains the data for writing
+ * src_size_bits - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_write_field(const efuse_desc_t *field[],
+ const void *src, size_t src_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_burn_efuses;
Review comment:
Thanks, I have modified it.
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * dst_size_bits - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_read_field(const efuse_desc_t *field[], void *dst,
+ size_t dst_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_write_field;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * src - A pointer to array that contains the data for writing
+ * src_size_bits - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_write_field(const efuse_desc_t *field[],
+ const void *src, size_t src_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_burn_efuses;
+ *
+ * Description:
+ * Burn values written to the efuse write registers.
+ *
+ * Input Parameters:
+ * None
+ *
+ * Returned Value:
+ * None.
+ *
+ ****************************************************************************/
+
+void esp32c3_efuse_burn_efuses(void);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_initialize;
Review comment:
Thanks, I have modified it.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] lhespress edited a comment on pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
lhespress edited a comment on pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#issuecomment-858239644
Thanks, I have modified it.
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org
[GitHub] [incubator-nuttx] gustavonihei commented on a change in pull request #3881: risc-v/esp32c3: Support ESP32-C3 efuse
Posted by GitBox <gi...@apache.org>.
gustavonihei commented on a change in pull request #3881:
URL: https://github.com/apache/incubator-nuttx/pull/3881#discussion_r651971693
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
Review comment:
```suggestion
* Name: efuse_func_proc_t
```
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
Review comment:
```suggestion
* Name: esp32c3_efuse_read_field
```
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * dst_size_bits - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_read_field(const efuse_desc_t *field[], void *dst,
+ size_t dst_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_write_field;
Review comment:
```suggestion
* Name: esp32c3_efuse_write_field
```
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * dst_size_bits - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_read_field(const efuse_desc_t *field[], void *dst,
+ size_t dst_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_write_field;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * src - A pointer to array that contains the data for writing
+ * src_size_bits - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_write_field(const efuse_desc_t *field[],
+ const void *src, size_t src_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_burn_efuses;
Review comment:
```suggestion
* Name: esp32c3_efuse_burn_efuses
```
##########
File path: arch/risc-v/src/esp32c3/esp32c3_efuse.h
##########
@@ -0,0 +1,189 @@
+/****************************************************************************
+ * arch/risc-v/src/esp32c3/esp32c3_efuse.h
+ *
+ * Licensed to the Apache Software Foundation (ASF) under one or more
+ * contributor license agreements. See the NOTICE file distributed with
+ * this work for additional information regarding copyright ownership. The
+ * ASF licenses this file to you under the Apache License, Version 2.0 (the
+ * "License"); you may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
+ * License for the specific language governing permissions and limitations
+ * under the License.
+ *
+ ****************************************************************************/
+
+#ifndef __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+#define __ARCH_RISCV_SRC_ESP32C3_ESP32C3_EFUSE_H
+
+/****************************************************************************
+ * Included Files
+ ****************************************************************************/
+
+#include <nuttx/efuse/efuse.h>
+
+#ifndef __ASSEMBLY__
+
+#undef EXTERN
+#if defined(__cplusplus)
+#define EXTERN extern "C"
+extern "C"
+{
+#else
+#define EXTERN extern
+#endif
+
+/****************************************************************************
+ * Public Types
+ ****************************************************************************/
+
+/* Type of eFuse blocks for ESP32C3 */
+
+typedef enum
+{
+ EFUSE_BLK0 = 0, /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+ EFUSE_BLK1 = 1, /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+ EFUSE_BLK2 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+ EFUSE_BLK_SYS_DATA_PART1 = 2, /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+ EFUSE_BLK3 = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+ EFUSE_BLK_USER_DATA = 3, /**< Number of eFuse BLOCK3. USER_DATA */
+
+ EFUSE_BLK4 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+ EFUSE_BLK_KEY0 = 4, /**< Number of eFuse BLOCK4. KEY0 */
+
+ EFUSE_BLK5 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+ EFUSE_BLK_KEY1 = 5, /**< Number of eFuse BLOCK5. KEY1 */
+
+ EFUSE_BLK6 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+ EFUSE_BLK_KEY2 = 6, /**< Number of eFuse BLOCK6. KEY2 */
+
+ EFUSE_BLK7 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+ EFUSE_BLK_KEY3 = 7, /**< Number of eFuse BLOCK7. KEY3 */
+
+ EFUSE_BLK8 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+ EFUSE_BLK_KEY4 = 8, /**< Number of eFuse BLOCK8. KEY4 */
+
+ EFUSE_BLK9 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY5 = 9, /**< Number of eFuse BLOCK9. KEY5 */
+ EFUSE_BLK_KEY_MAX = 10,
+
+ EFUSE_BLK10 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+ EFUSE_BLK_SYS_DATA_PART2 = 10, /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+ EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/****************************************************************************
+ * Name: efuse_func_proc_t;
+ *
+ * Description:
+ * This is type of function that will handle the efuse field register.
+ *
+ * Input Parameters:
+ * num_reg - The register number in the block.
+ * bit_start - Start bit in the register.
+ * bit_count - The number of bits used in the register.
+ * arr - A pointer to an array or variable.
+ * bits_counter - Counter bits.
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+typedef int (*efuse_func_proc_t) (uint32_t num_reg,
+ int bit_start,
+ int bit_count,
+ void *arr, int *bits_counter);
+
+/****************************************************************************
+ * Public Functions Prototypes
+ ****************************************************************************/
+
+/****************************************************************************
+ * Name: esp32c3_efuse_read_field;
+ *
+ * Description:
+ * Read value from EFUSE, writing it into an array.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * dst - A pointer to array that contains the data for reading
+ * dst_size_bits - The number of bits required to read
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_read_field(const efuse_desc_t *field[], void *dst,
+ size_t dst_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_write_field;
+ *
+ * Description:
+ * Write array to EFUSE.
+ *
+ * Input Parameters:
+ * field - A pointer to describing the fields of efuse
+ * src - A pointer to array that contains the data for writing
+ * src_size_bits - The number of bits required to write
+ *
+ * Returned Value:
+ * Zero (OK) is returned on success. Otherwise -1 (ERROR).
+ *
+ ****************************************************************************/
+
+int esp32c3_efuse_write_field(const efuse_desc_t *field[],
+ const void *src, size_t src_size_bits);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_burn_efuses;
+ *
+ * Description:
+ * Burn values written to the efuse write registers.
+ *
+ * Input Parameters:
+ * None
+ *
+ * Returned Value:
+ * None.
+ *
+ ****************************************************************************/
+
+void esp32c3_efuse_burn_efuses(void);
+
+/****************************************************************************
+ * Name: esp32c3_efuse_initialize;
Review comment:
```suggestion
* Name: esp32c3_efuse_initialize
```
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
For queries about this service, please contact Infrastructure at:
users@infra.apache.org