You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by ac...@apache.org on 2022/01/03 13:37:13 UTC

[incubator-nuttx] branch master updated (6185377 -> c04fbb0)

This is an automated email from the ASF dual-hosted git repository.

acassis pushed a change to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git.


    from 6185377  net/devif/devif_cansend.c: fix assertion for max data len
     new 78362b0  xtensa/esp32: Use ROM implementations of libc functions
     new c04fbb0  risc-v/esp32c3: Sort LIBC_ARCH_* configs alphabetically

The 2 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "add" were already present in the repository and have only
been added to this reference.


Summary of changes:
 arch/risc-v/Kconfig | 8 ++++----
 arch/xtensa/Kconfig | 7 +++++++
 2 files changed, 11 insertions(+), 4 deletions(-)

[incubator-nuttx] 02/02: risc-v/esp32c3: Sort LIBC_ARCH_* configs alphabetically

Posted by ac...@apache.org.
This is an automated email from the ASF dual-hosted git repository.

acassis pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git

commit c04fbb0365f6765febdbb7f330d670906dd664dc
Author: Gustavo Henrique Nihei <gu...@espressif.com>
AuthorDate: Thu Dec 30 08:50:22 2021 -0300

    risc-v/esp32c3: Sort LIBC_ARCH_* configs alphabetically
    
    Signed-off-by: Gustavo Henrique Nihei <gu...@espressif.com>
---
 arch/risc-v/Kconfig | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/risc-v/Kconfig b/arch/risc-v/Kconfig
index 960f13d..e58fb2e 100644
--- a/arch/risc-v/Kconfig
+++ b/arch/risc-v/Kconfig
@@ -58,14 +58,14 @@ config ARCH_CHIP_ESP32C3
 	select ARCH_VECNOTIRQ
 	select ARCH_HAVE_RESET
 	select LIBC_ARCH_ATOMIC
-	select LIBC_ARCH_MEMSET
 	select LIBC_ARCH_MEMCPY
-	select LIBC_ARCH_MEMMOVE
-	select LIBC_ARCH_MEMCMP
 	select LIBC_ARCH_MEMCHR
-	select LIBC_ARCH_STRCPY
+	select LIBC_ARCH_MEMCMP
+	select LIBC_ARCH_MEMMOVE
+	select LIBC_ARCH_MEMSET
 	select LIBC_ARCH_STRCHR
 	select LIBC_ARCH_STRCMP
+	select LIBC_ARCH_STRCPY
 	select LIBC_ARCH_STRLCPY
 	select LIBC_ARCH_STRNCPY
 	select LIBC_ARCH_STRLEN

[incubator-nuttx] 01/02: xtensa/esp32: Use ROM implementations of libc functions

Posted by ac...@apache.org.
This is an automated email from the ASF dual-hosted git repository.

acassis pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git

commit 78362b0949075e4c7886b4518acb11008587574e
Author: Gustavo Henrique Nihei <gu...@espressif.com>
AuthorDate: Thu Dec 30 08:48:48 2021 -0300

    xtensa/esp32: Use ROM implementations of libc functions
    
    Signed-off-by: Gustavo Henrique Nihei <gu...@espressif.com>
---
 arch/xtensa/Kconfig | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/xtensa/Kconfig b/arch/xtensa/Kconfig
index ff6c335..7ba6f13 100644
--- a/arch/xtensa/Kconfig
+++ b/arch/xtensa/Kconfig
@@ -24,6 +24,13 @@ config ARCH_CHIP_ESP32
 	select LIBC_ARCH_MEMCMP
 	select LIBC_ARCH_MEMMOVE
 	select LIBC_ARCH_MEMSET
+	select LIBC_ARCH_STRCHR
+	select LIBC_ARCH_STRCMP
+	select LIBC_ARCH_STRCPY
+	select LIBC_ARCH_STRLCPY
+	select LIBC_ARCH_STRNCPY
+	select LIBC_ARCH_STRLEN
+	select LIBC_ARCH_STRNLEN
 	---help---
 		The ESP32 is a dual-core system from Espressif with two Harvard
 		architecture Xtensa LX6 CPUs. All embedded memory, external memory