You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by xi...@apache.org on 2024/04/24 01:46:10 UTC
(nuttx) branch master updated: xtensa/esp32s3: Add missing entries to iram.text from legacy_sections.ld
This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new a5de4dbd22 xtensa/esp32s3: Add missing entries to iram.text from legacy_sections.ld
a5de4dbd22 is described below
commit a5de4dbd229fb7aeb3fc2f554f141c005e354a89
Author: Almir Okato <al...@espressif.com>
AuthorDate: Thu Apr 18 21:40:40 2024 -0300
xtensa/esp32s3: Add missing entries to iram.text from legacy_sections.ld
Signed-off-by: Almir Okato <al...@espressif.com>
---
boards/xtensa/esp32s3/common/scripts/legacy_sections.ld | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/boards/xtensa/esp32s3/common/scripts/legacy_sections.ld b/boards/xtensa/esp32s3/common/scripts/legacy_sections.ld
index 739117c5c7..0b1626ed35 100644
--- a/boards/xtensa/esp32s3/common/scripts/legacy_sections.ld
+++ b/boards/xtensa/esp32s3/common/scripts/legacy_sections.ld
@@ -87,6 +87,9 @@ SECTIONS
*libarch.a:xtensa_modifyreg32.*(.literal .text .literal.* .text.*)
*libarch.a:xtensa_testset.*(.literal .text .literal.* .text.*)
+ *libarch.a:*esp_rom_spiflash.*(.literal .text .literal.* .text.*)
+ *libarch.a:*esp_rom_cache_esp32s2_esp32s3.*(.literal .text .literal.* .text.*)
+
#ifdef CONFIG_ESP32S3_BLE
*libc.a:sq_remlast.*(.literal .text .literal.* .text.*)
#endif
@@ -102,6 +105,8 @@ SECTIONS
*libsched.a:sched_thistask.*(.literal .text .literal.* .text.*)
*libsched.a:spinlock.*(.literal .text .literal.* .text.*)
+ *libc.a:*lib_instrument.*(.literal .text .literal.* .text.*)
+
#ifdef CONFIG_ESP32S3_SPEED_UP_ISR
*libarch.a:xtensa_switchcontext.*(.literal.up_switch_context .text.up_switch_context)