You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by je...@apache.org on 2020/11/30 08:43:35 UTC
[incubator-nuttx] 03/03: Fix nxstyle warning
This is an automated email from the ASF dual-hosted git repository.
jerpelea pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git
commit 6d5cda1db88da11c3dc7df549098890d5e840683
Author: Xiang Xiao <xi...@xiaomi.com>
AuthorDate: Fri Nov 27 19:45:58 2020 +0800
Fix nxstyle warning
Signed-off-by: Xiang Xiao <xi...@xiaomi.com>
---
arch/arm/src/sama5/sam_ehci.c | 32 ++++++++++++++++++++++++--------
1 file changed, 24 insertions(+), 8 deletions(-)
diff --git a/arch/arm/src/sama5/sam_ehci.c b/arch/arm/src/sama5/sam_ehci.c
index 4910ef4..c794cf3 100644
--- a/arch/arm/src/sama5/sam_ehci.c
+++ b/arch/arm/src/sama5/sam_ehci.c
@@ -163,7 +163,9 @@ struct sam_qh_s
uint8_t pad[8]; /* Padding to assure 32-byte alignment */
};
-/* Internal representation of the EHCI Queue Element Transfer Descriptor (qTD) */
+/* Internal representation of the EHCI Queue Element Transfer Descriptor
+ * (qTD)
+ */
struct sam_qtd_s
{
@@ -2115,7 +2117,9 @@ static int sam_async_setup(struct sam_rhport_s *rhport,
tokenbits |= QTD_TOKEN_PID_IN;
}
- /* Allocate a new Queue Element Transfer Descriptor (qTD) for the status */
+ /* Allocate a new Queue Element Transfer Descriptor (qTD) for the
+ * status
+ */
qtd = sam_qtd_statusphase(tokenbits);
if (qtd == NULL)
@@ -3927,7 +3931,9 @@ static int sam_free(FAR struct usbhost_driver_s *drvr, FAR uint8_t *buffer)
{
DEBUGASSERT(drvr && buffer);
- /* No special action is require to free the transfer/descriptor buffer memory */
+ /* No special action is require to free the transfer/descriptor buffer
+ * memory
+ */
kmm_free(buffer);
return OK;
@@ -4072,7 +4078,9 @@ static int sam_ctrlin(FAR struct usbhost_driver_s *drvr, usbhost_ep_t ep0,
req->index[1], req->index[0], len);
#endif
- /* We must have exclusive access to the EHCI hardware and data structures. */
+ /* We must have exclusive access to the EHCI hardware and data
+ * structures.
+ */
ret = sam_takesem(&g_ehci.exclsem);
if (ret < 0)
@@ -4172,7 +4180,9 @@ static ssize_t sam_transfer(FAR struct usbhost_driver_s *drvr,
DEBUGASSERT(rhport && epinfo && buffer && buflen > 0);
- /* We must have exclusive access to the EHCI hardware and data structures. */
+ /* We must have exclusive access to the EHCI hardware and data
+ * structures.
+ */
ret = sam_takesem(&g_ehci.exclsem);
if (ret < 0)
@@ -4282,7 +4292,9 @@ static int sam_asynch(FAR struct usbhost_driver_s *drvr, usbhost_ep_t ep,
DEBUGASSERT(rhport && epinfo && buffer && buflen > 0);
- /* We must have exclusive access to the EHCI hardware and data structures. */
+ /* We must have exclusive access to the EHCI hardware and data
+ * structures.
+ */
ret = sam_takesem(&g_ehci.exclsem);
if (ret < 0)
@@ -4713,7 +4725,9 @@ static int sam_reset(void)
return -ETIMEDOUT;
}
- /* Now we can set the HCReset bit in the USBCMD register to initiate the reset */
+ /* Now we can set the HCReset bit in the USBCMD register to initiate the
+ * reset
+ */
regval = sam_getreg(&HCOR->usbcmd);
regval |= EHCI_USBCMD_HCRESET;
@@ -5154,7 +5168,9 @@ FAR struct usbhost_connection_s *sam_ehci_initialize(int controller)
sam_putreg(regval, &HCOR->usbcmd);
- /* Start the host controller by setting the RUN bit in the USBCMD register. */
+ /* Start the host controller by setting the RUN bit in the USBCMD
+ * register.
+ */
regval = sam_getreg(&HCOR->usbcmd);
regval |= EHCI_USBCMD_RUN;