You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@mynewt.apache.org by ad...@apache.org on 2016/06/15 22:03:49 UTC
[06/51] [partial] incubator-mynewt-site git commit: Fixed broken
Quick Start link and added OpenOCD option for Arduino Primo debugging
http://git-wip-us.apache.org/repos/asf/incubator-mynewt-site/blob/e302582d/docs/os/tutorials/downloads/openocd-code-89bf96ffe6ac66c80407af8383b9d5adc0dc35f4/src/jtag/aice/aice_usb.c
----------------------------------------------------------------------
diff --git a/docs/os/tutorials/downloads/openocd-code-89bf96ffe6ac66c80407af8383b9d5adc0dc35f4/src/jtag/aice/aice_usb.c b/docs/os/tutorials/downloads/openocd-code-89bf96ffe6ac66c80407af8383b9d5adc0dc35f4/src/jtag/aice/aice_usb.c
new file mode 100755
index 0000000..50b3b9a
--- /dev/null
+++ b/docs/os/tutorials/downloads/openocd-code-89bf96ffe6ac66c80407af8383b9d5adc0dc35f4/src/jtag/aice/aice_usb.c
@@ -0,0 +1,4125 @@
+/***************************************************************************
+ * Copyright (C) 2013 by Andes Technology *
+ * Hsiangkai Wang <hk...@andestech.com> *
+ * *
+ * This program is free software; you can redistribute it and/or modify *
+ * it under the terms of the GNU General Public License as published by *
+ * the Free Software Foundation; either version 2 of the License, or *
+ * (at your option) any later version. *
+ * *
+ * This program is distributed in the hope that it will be useful, *
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of *
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
+ * GNU General Public License for more details. *
+ * *
+ * You should have received a copy of the GNU General Public License *
+ * along with this program; if not, write to the *
+ * Free Software Foundation, Inc., *
+ * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
+ ***************************************************************************/
+#ifdef HAVE_CONFIG_H
+#include "config.h"
+#endif
+
+#include <jtag/drivers/libusb_common.h>
+#include <helper/log.h>
+#include <helper/time_support.h>
+#include <target/target.h>
+#include <jtag/jtag.h>
+#include <target/nds32_insn.h>
+#include <target/nds32_reg.h>
+#include "aice_usb.h"
+
+
+/* Global USB buffers */
+static uint8_t usb_in_buffer[AICE_IN_BUFFER_SIZE];
+static uint8_t usb_out_buffer[AICE_OUT_BUFFER_SIZE];
+static uint32_t jtag_clock;
+static struct aice_usb_handler_s aice_handler;
+/* AICE max retry times. If AICE command timeout, retry it. */
+static int aice_max_retry_times = 50;
+/* Default endian is little endian. */
+static enum aice_target_endian data_endian;
+
+/* Constants for AICE command format length */
+static const int32_t AICE_FORMAT_HTDA = 3;
+static const int32_t AICE_FORMAT_HTDC = 7;
+static const int32_t AICE_FORMAT_HTDMA = 4;
+static const int32_t AICE_FORMAT_HTDMB = 8;
+static const int32_t AICE_FORMAT_HTDMC = 8;
+static const int32_t AICE_FORMAT_HTDMD = 12;
+static const int32_t AICE_FORMAT_DTHA = 6;
+static const int32_t AICE_FORMAT_DTHB = 2;
+static const int32_t AICE_FORMAT_DTHMA = 8;
+static const int32_t AICE_FORMAT_DTHMB = 4;
+
+/* Constants for AICE command */
+static const uint8_t AICE_CMD_SCAN_CHAIN = 0x00;
+static const uint8_t AICE_CMD_T_READ_MISC = 0x20;
+static const uint8_t AICE_CMD_T_READ_EDMSR = 0x21;
+static const uint8_t AICE_CMD_T_READ_DTR = 0x22;
+static const uint8_t AICE_CMD_T_READ_MEM_B = 0x24;
+static const uint8_t AICE_CMD_T_READ_MEM_H = 0x25;
+static const uint8_t AICE_CMD_T_READ_MEM = 0x26;
+static const uint8_t AICE_CMD_T_FASTREAD_MEM = 0x27;
+static const uint8_t AICE_CMD_T_WRITE_MISC = 0x28;
+static const uint8_t AICE_CMD_T_WRITE_EDMSR = 0x29;
+static const uint8_t AICE_CMD_T_WRITE_DTR = 0x2A;
+static const uint8_t AICE_CMD_T_WRITE_DIM = 0x2B;
+static const uint8_t AICE_CMD_T_WRITE_MEM_B = 0x2C;
+static const uint8_t AICE_CMD_T_WRITE_MEM_H = 0x2D;
+static const uint8_t AICE_CMD_T_WRITE_MEM = 0x2E;
+static const uint8_t AICE_CMD_T_FASTWRITE_MEM = 0x2F;
+static const uint8_t AICE_CMD_T_EXECUTE = 0x3E;
+static const uint8_t AICE_CMD_READ_CTRL = 0x50;
+static const uint8_t AICE_CMD_WRITE_CTRL = 0x51;
+static const uint8_t AICE_CMD_BATCH_BUFFER_READ = 0x60;
+static const uint8_t AICE_CMD_READ_DTR_TO_BUFFER = 0x61;
+static const uint8_t AICE_CMD_BATCH_BUFFER_WRITE = 0x68;
+static const uint8_t AICE_CMD_WRITE_DTR_FROM_BUFFER = 0x69;
+
+/***************************************************************************/
+/* AICE commands' pack/unpack functions */
+static void aice_pack_htda(uint8_t cmd_code, uint8_t extra_word_length,
+ uint32_t address)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = extra_word_length;
+ usb_out_buffer[2] = (uint8_t)(address & 0xFF);
+}
+
+static void aice_pack_htdc(uint8_t cmd_code, uint8_t extra_word_length,
+ uint32_t address, uint32_t word, enum aice_target_endian access_endian)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = extra_word_length;
+ usb_out_buffer[2] = (uint8_t)(address & 0xFF);
+ if (access_endian == AICE_BIG_ENDIAN) {
+ usb_out_buffer[6] = (uint8_t)((word >> 24) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((word >> 16) & 0xFF);
+ usb_out_buffer[4] = (uint8_t)((word >> 8) & 0xFF);
+ usb_out_buffer[3] = (uint8_t)(word & 0xFF);
+ } else {
+ usb_out_buffer[3] = (uint8_t)((word >> 24) & 0xFF);
+ usb_out_buffer[4] = (uint8_t)((word >> 16) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((word >> 8) & 0xFF);
+ usb_out_buffer[6] = (uint8_t)(word & 0xFF);
+ }
+}
+
+static void aice_pack_htdma(uint8_t cmd_code, uint8_t target_id,
+ uint8_t extra_word_length, uint32_t address)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = target_id;
+ usb_out_buffer[2] = extra_word_length;
+ usb_out_buffer[3] = (uint8_t)(address & 0xFF);
+}
+
+static void aice_pack_htdmb(uint8_t cmd_code, uint8_t target_id,
+ uint8_t extra_word_length, uint32_t address)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = target_id;
+ usb_out_buffer[2] = extra_word_length;
+ usb_out_buffer[3] = 0;
+ usb_out_buffer[4] = (uint8_t)((address >> 24) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((address >> 16) & 0xFF);
+ usb_out_buffer[6] = (uint8_t)((address >> 8) & 0xFF);
+ usb_out_buffer[7] = (uint8_t)(address & 0xFF);
+}
+
+static void aice_pack_htdmc(uint8_t cmd_code, uint8_t target_id,
+ uint8_t extra_word_length, uint32_t address, uint32_t word,
+ enum aice_target_endian access_endian)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = target_id;
+ usb_out_buffer[2] = extra_word_length;
+ usb_out_buffer[3] = (uint8_t)(address & 0xFF);
+ if (access_endian == AICE_BIG_ENDIAN) {
+ usb_out_buffer[7] = (uint8_t)((word >> 24) & 0xFF);
+ usb_out_buffer[6] = (uint8_t)((word >> 16) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((word >> 8) & 0xFF);
+ usb_out_buffer[4] = (uint8_t)(word & 0xFF);
+ } else {
+ usb_out_buffer[4] = (uint8_t)((word >> 24) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((word >> 16) & 0xFF);
+ usb_out_buffer[6] = (uint8_t)((word >> 8) & 0xFF);
+ usb_out_buffer[7] = (uint8_t)(word & 0xFF);
+ }
+}
+
+static void aice_pack_htdmc_multiple_data(uint8_t cmd_code, uint8_t target_id,
+ uint8_t extra_word_length, uint32_t address, uint32_t *word,
+ uint8_t num_of_words, enum aice_target_endian access_endian)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = target_id;
+ usb_out_buffer[2] = extra_word_length;
+ usb_out_buffer[3] = (uint8_t)(address & 0xFF);
+
+ uint8_t i;
+ for (i = 0 ; i < num_of_words ; i++, word++) {
+ if (access_endian == AICE_BIG_ENDIAN) {
+ usb_out_buffer[7 + i * 4] = (uint8_t)((*word >> 24) & 0xFF);
+ usb_out_buffer[6 + i * 4] = (uint8_t)((*word >> 16) & 0xFF);
+ usb_out_buffer[5 + i * 4] = (uint8_t)((*word >> 8) & 0xFF);
+ usb_out_buffer[4 + i * 4] = (uint8_t)(*word & 0xFF);
+ } else {
+ usb_out_buffer[4 + i * 4] = (uint8_t)((*word >> 24) & 0xFF);
+ usb_out_buffer[5 + i * 4] = (uint8_t)((*word >> 16) & 0xFF);
+ usb_out_buffer[6 + i * 4] = (uint8_t)((*word >> 8) & 0xFF);
+ usb_out_buffer[7 + i * 4] = (uint8_t)(*word & 0xFF);
+ }
+ }
+}
+
+static void aice_pack_htdmd(uint8_t cmd_code, uint8_t target_id,
+ uint8_t extra_word_length, uint32_t address, uint32_t word,
+ enum aice_target_endian access_endian)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = target_id;
+ usb_out_buffer[2] = extra_word_length;
+ usb_out_buffer[3] = 0;
+ usb_out_buffer[4] = (uint8_t)((address >> 24) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((address >> 16) & 0xFF);
+ usb_out_buffer[6] = (uint8_t)((address >> 8) & 0xFF);
+ usb_out_buffer[7] = (uint8_t)(address & 0xFF);
+ if (access_endian == AICE_BIG_ENDIAN) {
+ usb_out_buffer[11] = (uint8_t)((word >> 24) & 0xFF);
+ usb_out_buffer[10] = (uint8_t)((word >> 16) & 0xFF);
+ usb_out_buffer[9] = (uint8_t)((word >> 8) & 0xFF);
+ usb_out_buffer[8] = (uint8_t)(word & 0xFF);
+ } else {
+ usb_out_buffer[8] = (uint8_t)((word >> 24) & 0xFF);
+ usb_out_buffer[9] = (uint8_t)((word >> 16) & 0xFF);
+ usb_out_buffer[10] = (uint8_t)((word >> 8) & 0xFF);
+ usb_out_buffer[11] = (uint8_t)(word & 0xFF);
+ }
+}
+
+static void aice_pack_htdmd_multiple_data(uint8_t cmd_code, uint8_t target_id,
+ uint8_t extra_word_length, uint32_t address, const uint8_t *word,
+ enum aice_target_endian access_endian)
+{
+ usb_out_buffer[0] = cmd_code;
+ usb_out_buffer[1] = target_id;
+ usb_out_buffer[2] = extra_word_length;
+ usb_out_buffer[3] = 0;
+ usb_out_buffer[4] = (uint8_t)((address >> 24) & 0xFF);
+ usb_out_buffer[5] = (uint8_t)((address >> 16) & 0xFF);
+ usb_out_buffer[6] = (uint8_t)((address >> 8) & 0xFF);
+ usb_out_buffer[7] = (uint8_t)(address & 0xFF);
+
+ uint32_t i;
+ /* num_of_words may be over 0xFF, so use uint32_t */
+ uint32_t num_of_words = extra_word_length + 1;
+
+ for (i = 0 ; i < num_of_words ; i++, word += 4) {
+ if (access_endian == AICE_BIG_ENDIAN) {
+ usb_out_buffer[11 + i * 4] = word[3];
+ usb_out_buffer[10 + i * 4] = word[2];
+ usb_out_buffer[9 + i * 4] = word[1];
+ usb_out_buffer[8 + i * 4] = word[0];
+ } else {
+ usb_out_buffer[8 + i * 4] = word[3];
+ usb_out_buffer[9 + i * 4] = word[2];
+ usb_out_buffer[10 + i * 4] = word[1];
+ usb_out_buffer[11 + i * 4] = word[0];
+ }
+ }
+}
+
+static void aice_unpack_dtha(uint8_t *cmd_ack_code, uint8_t *extra_word_length,
+ uint32_t *word, enum aice_target_endian access_endian)
+{
+ *cmd_ack_code = usb_in_buffer[0];
+ *extra_word_length = usb_in_buffer[1];
+
+ if (access_endian == AICE_BIG_ENDIAN) {
+ *word = (usb_in_buffer[5] << 24) |
+ (usb_in_buffer[4] << 16) |
+ (usb_in_buffer[3] << 8) |
+ (usb_in_buffer[2]);
+ } else {
+ *word = (usb_in_buffer[2] << 24) |
+ (usb_in_buffer[3] << 16) |
+ (usb_in_buffer[4] << 8) |
+ (usb_in_buffer[5]);
+ }
+}
+
+static void aice_unpack_dtha_multiple_data(uint8_t *cmd_ack_code,
+ uint8_t *extra_word_length, uint32_t *word, uint8_t num_of_words,
+ enum aice_target_endian access_endian)
+{
+ *cmd_ack_code = usb_in_buffer[0];
+ *extra_word_length = usb_in_buffer[1];
+
+ uint8_t i;
+ for (i = 0 ; i < num_of_words ; i++, word++) {
+ if (access_endian == AICE_BIG_ENDIAN) {
+ *word = (usb_in_buffer[5 + i * 4] << 24) |
+ (usb_in_buffer[4 + i * 4] << 16) |
+ (usb_in_buffer[3 + i * 4] << 8) |
+ (usb_in_buffer[2 + i * 4]);
+ } else {
+ *word = (usb_in_buffer[2 + i * 4] << 24) |
+ (usb_in_buffer[3 + i * 4] << 16) |
+ (usb_in_buffer[4 + i * 4] << 8) |
+ (usb_in_buffer[5 + i * 4]);
+ }
+ }
+}
+
+static void aice_unpack_dthb(uint8_t *cmd_ack_code, uint8_t *extra_word_length)
+{
+ *cmd_ack_code = usb_in_buffer[0];
+ *extra_word_length = usb_in_buffer[1];
+}
+
+static void aice_unpack_dthma(uint8_t *cmd_ack_code, uint8_t *target_id,
+ uint8_t *extra_word_length, uint32_t *word,
+ enum aice_target_endian access_endian)
+{
+ *cmd_ack_code = usb_in_buffer[0];
+ *target_id = usb_in_buffer[1];
+ *extra_word_length = usb_in_buffer[2];
+ if (access_endian == AICE_BIG_ENDIAN) {
+ *word = (usb_in_buffer[7] << 24) |
+ (usb_in_buffer[6] << 16) |
+ (usb_in_buffer[5] << 8) |
+ (usb_in_buffer[4]);
+ } else {
+ *word = (usb_in_buffer[4] << 24) |
+ (usb_in_buffer[5] << 16) |
+ (usb_in_buffer[6] << 8) |
+ (usb_in_buffer[7]);
+ }
+}
+
+static void aice_unpack_dthma_multiple_data(uint8_t *cmd_ack_code,
+ uint8_t *target_id, uint8_t *extra_word_length, uint8_t *word,
+ enum aice_target_endian access_endian)
+{
+ *cmd_ack_code = usb_in_buffer[0];
+ *target_id = usb_in_buffer[1];
+ *extra_word_length = usb_in_buffer[2];
+ if (access_endian == AICE_BIG_ENDIAN) {
+ word[0] = usb_in_buffer[4];
+ word[1] = usb_in_buffer[5];
+ word[2] = usb_in_buffer[6];
+ word[3] = usb_in_buffer[7];
+ } else {
+ word[0] = usb_in_buffer[7];
+ word[1] = usb_in_buffer[6];
+ word[2] = usb_in_buffer[5];
+ word[3] = usb_in_buffer[4];
+ }
+ word += 4;
+
+ uint8_t i;
+ for (i = 0; i < *extra_word_length; i++) {
+ if (access_endian == AICE_BIG_ENDIAN) {
+ word[0] = usb_in_buffer[8 + i * 4];
+ word[1] = usb_in_buffer[9 + i * 4];
+ word[2] = usb_in_buffer[10 + i * 4];
+ word[3] = usb_in_buffer[11 + i * 4];
+ } else {
+ word[0] = usb_in_buffer[11 + i * 4];
+ word[1] = usb_in_buffer[10 + i * 4];
+ word[2] = usb_in_buffer[9 + i * 4];
+ word[3] = usb_in_buffer[8 + i * 4];
+ }
+ word += 4;
+ }
+}
+
+static void aice_unpack_dthmb(uint8_t *cmd_ack_code, uint8_t *target_id,
+ uint8_t *extra_word_length)
+{
+ *cmd_ack_code = usb_in_buffer[0];
+ *target_id = usb_in_buffer[1];
+ *extra_word_length = usb_in_buffer[2];
+}
+
+/***************************************************************************/
+/* End of AICE commands' pack/unpack functions */
+
+/* calls the given usb_bulk_* function, allowing for the data to
+ * trickle in with some timeouts */
+static int usb_bulk_with_retries(
+ int (*f)(jtag_libusb_device_handle *, int, char *, int, int),
+ jtag_libusb_device_handle *dev, int ep,
+ char *bytes, int size, int timeout)
+{
+ int tries = 3, count = 0;
+
+ while (tries && (count < size)) {
+ int result = f(dev, ep, bytes + count, size - count, timeout);
+ if (result > 0)
+ count += result;
+ else if ((-ETIMEDOUT != result) || !--tries)
+ return result;
+ }
+ return count;
+}
+
+static int wrap_usb_bulk_write(jtag_libusb_device_handle *dev, int ep,
+ char *buff, int size, int timeout)
+{
+ /* usb_bulk_write() takes const char *buff */
+ return jtag_libusb_bulk_write(dev, ep, buff, size, timeout);
+}
+
+static inline int usb_bulk_write_ex(jtag_libusb_device_handle *dev, int ep,
+ char *bytes, int size, int timeout)
+{
+ return usb_bulk_with_retries(&wrap_usb_bulk_write,
+ dev, ep, bytes, size, timeout);
+}
+
+static inline int usb_bulk_read_ex(jtag_libusb_device_handle *dev, int ep,
+ char *bytes, int size, int timeout)
+{
+ return usb_bulk_with_retries(&jtag_libusb_bulk_read,
+ dev, ep, bytes, size, timeout);
+}
+
+/* Write data from out_buffer to USB. */
+static int aice_usb_write(uint8_t *out_buffer, int out_length)
+{
+ int result;
+
+ if (out_length > AICE_OUT_BUFFER_SIZE) {
+ LOG_ERROR("aice_write illegal out_length=%i (max=%i)",
+ out_length, AICE_OUT_BUFFER_SIZE);
+ return -1;
+ }
+
+ result = usb_bulk_write_ex(aice_handler.usb_handle, aice_handler.usb_write_ep,
+ (char *)out_buffer, out_length, AICE_USB_TIMEOUT);
+
+ DEBUG_JTAG_IO("aice_usb_write, out_length = %i, result = %i",
+ out_length, result);
+
+ return result;
+}
+
+/* Read data from USB into in_buffer. */
+static int aice_usb_read(uint8_t *in_buffer, int expected_size)
+{
+ int32_t result = usb_bulk_read_ex(aice_handler.usb_handle, aice_handler.usb_read_ep,
+ (char *)in_buffer, expected_size, AICE_USB_TIMEOUT);
+
+ DEBUG_JTAG_IO("aice_usb_read, result = %" PRId32, result);
+
+ return result;
+}
+
+static uint8_t usb_out_packets_buffer[AICE_OUT_PACKETS_BUFFER_SIZE];
+static uint8_t usb_in_packets_buffer[AICE_IN_PACKETS_BUFFER_SIZE];
+static uint32_t usb_out_packets_buffer_length;
+static uint32_t usb_in_packets_buffer_length;
+static enum aice_command_mode aice_command_mode;
+
+static int aice_batch_buffer_write(uint8_t buf_index, const uint8_t *word,
+ uint32_t num_of_words);
+
+static int aice_usb_packet_flush(void)
+{
+ if (usb_out_packets_buffer_length == 0)
+ return 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ LOG_DEBUG("Flush usb packets (AICE_COMMAND_MODE_PACK)");
+
+ if (aice_usb_write(usb_out_packets_buffer,
+ usb_out_packets_buffer_length) < 0)
+ return ERROR_FAIL;
+
+ if (aice_usb_read(usb_in_packets_buffer,
+ usb_in_packets_buffer_length) < 0)
+ return ERROR_FAIL;
+
+ usb_out_packets_buffer_length = 0;
+ usb_in_packets_buffer_length = 0;
+
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ LOG_DEBUG("Flush usb packets (AICE_COMMAND_MODE_BATCH)");
+
+ /* use BATCH_BUFFER_WRITE to fill command-batch-buffer */
+ if (aice_batch_buffer_write(AICE_BATCH_COMMAND_BUFFER_0,
+ usb_out_packets_buffer,
+ (usb_out_packets_buffer_length + 3) / 4) != ERROR_OK)
+ return ERROR_FAIL;
+
+ usb_out_packets_buffer_length = 0;
+ usb_in_packets_buffer_length = 0;
+
+ /* enable BATCH command */
+ aice_command_mode = AICE_COMMAND_MODE_NORMAL;
+ if (aice_write_ctrl(AICE_WRITE_CTRL_BATCH_CTRL, 0x80000000) != ERROR_OK)
+ return ERROR_FAIL;
+ aice_command_mode = AICE_COMMAND_MODE_BATCH;
+
+ /* wait 1 second (AICE bug, workaround) */
+ alive_sleep(1000);
+
+ /* check status */
+ uint32_t i;
+ uint32_t batch_status;
+
+ i = 0;
+ while (1) {
+ aice_read_ctrl(AICE_READ_CTRL_BATCH_STATUS, &batch_status);
+
+ if (batch_status & 0x1)
+ return ERROR_OK;
+ else if (batch_status & 0xE)
+ return ERROR_FAIL;
+
+ if ((i % 30) == 0)
+ keep_alive();
+
+ i++;
+ }
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_usb_packet_append(uint8_t *out_buffer, int out_length, int in_length)
+{
+ uint32_t max_packet_size = AICE_OUT_PACKETS_BUFFER_SIZE;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ max_packet_size = AICE_OUT_PACK_COMMAND_SIZE;
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ max_packet_size = AICE_OUT_BATCH_COMMAND_SIZE;
+ } else {
+ /* AICE_COMMAND_MODE_NORMAL */
+ if (aice_usb_packet_flush() != ERROR_OK)
+ return ERROR_FAIL;
+ }
+
+ if (usb_out_packets_buffer_length + out_length > max_packet_size)
+ if (aice_usb_packet_flush() != ERROR_OK) {
+ LOG_DEBUG("Flush usb packets failed");
+ return ERROR_FAIL;
+ }
+
+ LOG_DEBUG("Append usb packets 0x%02x", out_buffer[0]);
+
+ memcpy(usb_out_packets_buffer + usb_out_packets_buffer_length, out_buffer, out_length);
+ usb_out_packets_buffer_length += out_length;
+ usb_in_packets_buffer_length += in_length;
+
+ return ERROR_OK;
+}
+
+/***************************************************************************/
+/* AICE commands */
+static int aice_reset_box(void)
+{
+ if (aice_write_ctrl(AICE_WRITE_CTRL_CLEAR_TIMEOUT_STATUS, 0x1) != ERROR_OK)
+ return ERROR_FAIL;
+
+ /* turn off FASTMODE */
+ uint32_t pin_status;
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_JTAG_PIN_STATUS, &pin_status)
+ != ERROR_OK)
+ return ERROR_FAIL;
+
+ if (aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_STATUS, pin_status & (~0x2))
+ != ERROR_OK)
+ return ERROR_FAIL;
+
+ return ERROR_OK;
+}
+
+static int aice_scan_chain(uint32_t *id_codes, uint8_t *num_of_ids)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htda(AICE_CMD_SCAN_CHAIN, 0x0F, 0x0);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDA);
+
+ LOG_DEBUG("SCAN_CHAIN, length: 0x0F");
+
+ /** TODO: modify receive length */
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHA);
+ if (AICE_FORMAT_DTHA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRIu32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ aice_unpack_dtha_multiple_data(&cmd_ack_code, num_of_ids, id_codes,
+ 0x10, AICE_LITTLE_ENDIAN);
+
+ if (cmd_ack_code != AICE_CMD_SCAN_CHAIN) {
+
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_SCAN_CHAIN, cmd_ack_code);
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ continue;
+ }
+
+ LOG_DEBUG("SCAN_CHAIN response, # of IDs: %" PRIu8, *num_of_ids);
+
+ if (*num_of_ids == 0xFF) {
+ LOG_ERROR("No target connected");
+ return ERROR_FAIL;
+ } else if (*num_of_ids == AICE_MAX_NUM_CORE) {
+ LOG_INFO("The ice chain over 16 targets");
+ } else {
+ (*num_of_ids)++;
+ }
+ break;
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_ctrl(uint32_t address, uint32_t *data)
+{
+ int32_t result;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ aice_pack_htda(AICE_CMD_READ_CTRL, 0, address);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDA);
+
+ LOG_DEBUG("READ_CTRL, address: 0x%" PRIx32, address);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHA);
+ if (AICE_FORMAT_DTHA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRIu32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ aice_unpack_dtha(&cmd_ack_code, &extra_length, data, AICE_LITTLE_ENDIAN);
+
+ LOG_DEBUG("READ_CTRL response, data: 0x%" PRIx32, *data);
+
+ if (cmd_ack_code != AICE_CMD_READ_CTRL) {
+ LOG_ERROR("aice command error (command=0x%" PRIx32 ", response=0x%" PRIx8 ")",
+ (uint32_t)AICE_CMD_READ_CTRL, cmd_ack_code);
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+int aice_write_ctrl(uint32_t address, uint32_t data)
+{
+ int32_t result;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdc(AICE_CMD_WRITE_CTRL, 0, address, data, AICE_LITTLE_ENDIAN);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDC,
+ AICE_FORMAT_DTHB);
+ }
+
+ aice_pack_htdc(AICE_CMD_WRITE_CTRL, 0, address, data, AICE_LITTLE_ENDIAN);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDC);
+
+ LOG_DEBUG("WRITE_CTRL, address: 0x%" PRIx32 ", data: 0x%" PRIx32, address, data);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHB);
+ if (AICE_FORMAT_DTHB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRIu32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ aice_unpack_dthb(&cmd_ack_code, &extra_length);
+
+ LOG_DEBUG("WRITE_CTRL response");
+
+ if (cmd_ack_code != AICE_CMD_WRITE_CTRL) {
+ LOG_ERROR("aice command error (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_WRITE_CTRL, cmd_ack_code);
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+int aice_read_dtr(uint8_t target_id, uint32_t *data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdma(AICE_CMD_T_READ_DTR, target_id, 0, 0);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMA);
+
+ LOG_DEBUG("READ_DTR, COREID: %" PRIu8, target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA);
+ if (AICE_FORMAT_DTHMA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma(&cmd_ack_code, &res_target_id, &extra_length,
+ data, AICE_LITTLE_ENDIAN);
+
+ if (cmd_ack_code == AICE_CMD_T_READ_DTR) {
+ LOG_DEBUG("READ_DTR response, data: 0x%" PRIx32, *data);
+ break;
+ } else {
+
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_READ_DTR, cmd_ack_code);
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_dtr_to_buffer(uint8_t target_id, uint32_t buffer_idx)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdma(AICE_CMD_READ_DTR_TO_BUFFER, target_id, 0, buffer_idx);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMA,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdma(AICE_CMD_READ_DTR_TO_BUFFER, target_id, 0, buffer_idx);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMA);
+
+ LOG_DEBUG("READ_DTR_TO_BUFFER, COREID: %" PRIu8, target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")", AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_READ_DTR_TO_BUFFER) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_READ_DTR_TO_BUFFER, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_write_dtr(uint8_t target_id, uint32_t data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdmc(AICE_CMD_T_WRITE_DTR, target_id, 0, 0, data, AICE_LITTLE_ENDIAN);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMC,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdmc(AICE_CMD_T_WRITE_DTR, target_id, 0, 0, data, AICE_LITTLE_ENDIAN);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMC);
+
+ LOG_DEBUG("WRITE_DTR, COREID: %" PRIu8 ", data: 0x%" PRIx32, target_id, data);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")", AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_DTR) {
+ LOG_DEBUG("WRITE_DTR response");
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_DTR, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_write_dtr_from_buffer(uint8_t target_id, uint32_t buffer_idx)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdma(AICE_CMD_WRITE_DTR_FROM_BUFFER, target_id, 0, buffer_idx);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMA,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdma(AICE_CMD_WRITE_DTR_FROM_BUFFER, target_id, 0, buffer_idx);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMA);
+
+ LOG_DEBUG("WRITE_DTR_FROM_BUFFER, COREID: %" PRIu8 "", target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")", AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_WRITE_DTR_FROM_BUFFER) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_WRITE_DTR_FROM_BUFFER, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_misc(uint8_t target_id, uint32_t address, uint32_t *data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdma(AICE_CMD_T_READ_MISC, target_id, 0, address);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMA);
+
+ LOG_DEBUG("READ_MISC, COREID: %" PRIu8 ", address: 0x%" PRIx32, target_id, address);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA);
+ if (AICE_FORMAT_DTHMA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA, result);
+ return ERROR_AICE_DISCONNECT;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma(&cmd_ack_code, &res_target_id, &extra_length,
+ data, AICE_LITTLE_ENDIAN);
+
+ if (cmd_ack_code == AICE_CMD_T_READ_MISC) {
+ LOG_DEBUG("READ_MISC response, data: 0x%" PRIx32, *data);
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_READ_MISC, cmd_ack_code);
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_write_misc(uint8_t target_id, uint32_t address, uint32_t data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdmc(AICE_CMD_T_WRITE_MISC, target_id, 0, address, data,
+ AICE_LITTLE_ENDIAN);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMC,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdmc(AICE_CMD_T_WRITE_MISC, target_id, 0, address,
+ data, AICE_LITTLE_ENDIAN);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMC);
+
+ LOG_DEBUG("WRITE_MISC, COREID: %" PRIu8 ", address: 0x%" PRIx32 ", data: 0x%" PRIx32,
+ target_id, address, data);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_MISC) {
+ LOG_DEBUG("WRITE_MISC response");
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_MISC, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_edmsr(uint8_t target_id, uint32_t address, uint32_t *data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdma(AICE_CMD_T_READ_EDMSR, target_id, 0, address);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMA);
+
+ LOG_DEBUG("READ_EDMSR, COREID: %" PRIu8 ", address: 0x%" PRIx32, target_id, address);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA);
+ if (AICE_FORMAT_DTHMA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma(&cmd_ack_code, &res_target_id, &extra_length,
+ data, AICE_LITTLE_ENDIAN);
+
+ if (cmd_ack_code == AICE_CMD_T_READ_EDMSR) {
+ LOG_DEBUG("READ_EDMSR response, data: 0x%" PRIx32, *data);
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_READ_EDMSR, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_write_edmsr(uint8_t target_id, uint32_t address, uint32_t data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdmc(AICE_CMD_T_WRITE_EDMSR, target_id, 0, address, data,
+ AICE_LITTLE_ENDIAN);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMC,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdmc(AICE_CMD_T_WRITE_EDMSR, target_id, 0, address,
+ data, AICE_LITTLE_ENDIAN);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMC);
+
+ LOG_DEBUG("WRITE_EDMSR, COREID: %" PRIu8 ", address: 0x%" PRIx32 ", data: 0x%" PRIx32,
+ target_id, address, data);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_EDMSR) {
+ LOG_DEBUG("WRITE_EDMSR response");
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_EDMSR, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+static int aice_switch_to_big_endian(uint32_t *word, uint8_t num_of_words)
+{
+ uint32_t tmp;
+
+ for (uint8_t i = 0 ; i < num_of_words ; i++) {
+ tmp = ((word[i] >> 24) & 0x000000FF) |
+ ((word[i] >> 8) & 0x0000FF00) |
+ ((word[i] << 8) & 0x00FF0000) |
+ ((word[i] << 24) & 0xFF000000);
+ word[i] = tmp;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_write_dim(uint8_t target_id, uint32_t *word, uint8_t num_of_words)
+{
+ int32_t result;
+ uint32_t big_endian_word[4];
+ int retry_times = 0;
+
+ /** instruction is big-endian */
+ memcpy(big_endian_word, word, sizeof(big_endian_word));
+ aice_switch_to_big_endian(big_endian_word, num_of_words);
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdmc_multiple_data(AICE_CMD_T_WRITE_DIM, target_id,
+ num_of_words - 1, 0, big_endian_word, num_of_words,
+ AICE_LITTLE_ENDIAN);
+ return aice_usb_packet_append(usb_out_buffer,
+ AICE_FORMAT_HTDMC + (num_of_words - 1) * 4,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdmc_multiple_data(AICE_CMD_T_WRITE_DIM, target_id, num_of_words - 1, 0,
+ big_endian_word, num_of_words, AICE_LITTLE_ENDIAN);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMC + (num_of_words - 1) * 4);
+
+ LOG_DEBUG("WRITE_DIM, COREID: %" PRIu8
+ ", data: 0x%08" PRIx32 ", 0x%08" PRIx32 ", 0x%08" PRIx32 ", 0x%08" PRIx32,
+ target_id,
+ big_endian_word[0],
+ big_endian_word[1],
+ big_endian_word[2],
+ big_endian_word[3]);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")", AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_DIM) {
+ LOG_DEBUG("WRITE_DIM response");
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8
+ ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_DIM, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+static int aice_do_execute(uint8_t target_id)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdmc(AICE_CMD_T_EXECUTE, target_id, 0, 0, 0, AICE_LITTLE_ENDIAN);
+ return aice_usb_packet_append(usb_out_buffer,
+ AICE_FORMAT_HTDMC,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdmc(AICE_CMD_T_EXECUTE, target_id, 0, 0, 0, AICE_LITTLE_ENDIAN);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMC);
+
+ LOG_DEBUG("EXECUTE, COREID: %" PRIu8 "", target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_EXECUTE) {
+ LOG_DEBUG("EXECUTE response");
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_EXECUTE, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_write_mem_b(uint8_t target_id, uint32_t address, uint32_t data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ LOG_DEBUG("WRITE_MEM_B, COREID: %" PRIu8 ", ADDRESS %08" PRIx32 " VALUE %08" PRIx32,
+ target_id,
+ address,
+ data);
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode)) {
+ aice_pack_htdmd(AICE_CMD_T_WRITE_MEM_B, target_id, 0, address,
+ data & 0x000000FF, data_endian);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMD,
+ AICE_FORMAT_DTHMB);
+ } else {
+ do {
+ aice_pack_htdmd(AICE_CMD_T_WRITE_MEM_B, target_id, 0,
+ address, data & 0x000000FF, data_endian);
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMD);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32
+ ", result=%" PRId32 ")", AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_MEM_B) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_MEM_B, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+ }
+
+ return ERROR_OK;
+}
+
+int aice_write_mem_h(uint8_t target_id, uint32_t address, uint32_t data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ LOG_DEBUG("WRITE_MEM_H, COREID: %" PRIu8 ", ADDRESS %08" PRIx32 " VALUE %08" PRIx32,
+ target_id,
+ address,
+ data);
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode)) {
+ aice_pack_htdmd(AICE_CMD_T_WRITE_MEM_H, target_id, 0,
+ (address >> 1) & 0x7FFFFFFF, data & 0x0000FFFF, data_endian);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMD,
+ AICE_FORMAT_DTHMB);
+ } else {
+ do {
+ aice_pack_htdmd(AICE_CMD_T_WRITE_MEM_H, target_id, 0,
+ (address >> 1) & 0x7FFFFFFF, data & 0x0000FFFF, data_endian);
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMD);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_MEM_H) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_MEM_H, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+ }
+
+ return ERROR_OK;
+}
+
+int aice_write_mem(uint8_t target_id, uint32_t address, uint32_t data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ LOG_DEBUG("WRITE_MEM, COREID: %" PRIu8 ", ADDRESS %08" PRIx32 " VALUE %08" PRIx32,
+ target_id,
+ address,
+ data);
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode)) {
+ aice_pack_htdmd(AICE_CMD_T_WRITE_MEM, target_id, 0,
+ (address >> 2) & 0x3FFFFFFF, data, data_endian);
+ return aice_usb_packet_append(usb_out_buffer, AICE_FORMAT_HTDMD,
+ AICE_FORMAT_DTHMB);
+ } else {
+ do {
+ aice_pack_htdmd(AICE_CMD_T_WRITE_MEM, target_id, 0,
+ (address >> 2) & 0x3FFFFFFF, data, data_endian);
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMD);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_WRITE_MEM) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_WRITE_MEM, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+ }
+
+ return ERROR_OK;
+}
+
+int aice_fastread_mem(uint8_t target_id, uint8_t *word, uint32_t num_of_words)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdmb(AICE_CMD_T_FASTREAD_MEM, target_id, num_of_words - 1, 0);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMB);
+
+ LOG_DEBUG("FASTREAD_MEM, COREID: %" PRIu8 ", # of DATA %08" PRIx32,
+ target_id, num_of_words);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA + (num_of_words - 1) * 4);
+ if (result < 0) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA + (num_of_words - 1) * 4, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma_multiple_data(&cmd_ack_code, &res_target_id,
+ &extra_length, word, data_endian);
+
+ if (cmd_ack_code == AICE_CMD_T_FASTREAD_MEM) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_FASTREAD_MEM, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_fastwrite_mem(uint8_t target_id, const uint8_t *word, uint32_t num_of_words)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (AICE_COMMAND_MODE_PACK == aice_command_mode) {
+ aice_usb_packet_flush();
+ } else if (AICE_COMMAND_MODE_BATCH == aice_command_mode) {
+ aice_pack_htdmd_multiple_data(AICE_CMD_T_FASTWRITE_MEM, target_id,
+ num_of_words - 1, 0, word, data_endian);
+ return aice_usb_packet_append(usb_out_buffer,
+ AICE_FORMAT_HTDMD + (num_of_words - 1) * 4,
+ AICE_FORMAT_DTHMB);
+ }
+
+ do {
+ aice_pack_htdmd_multiple_data(AICE_CMD_T_FASTWRITE_MEM, target_id,
+ num_of_words - 1, 0, word, data_endian);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMD + (num_of_words - 1) * 4);
+
+ LOG_DEBUG("FASTWRITE_MEM, COREID: %" PRIu8 ", # of DATA %08" PRIx32,
+ target_id, num_of_words);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_T_FASTWRITE_MEM) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_FASTWRITE_MEM, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_mem_b(uint8_t target_id, uint32_t address, uint32_t *data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdmb(AICE_CMD_T_READ_MEM_B, target_id, 0, address);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMB);
+
+ LOG_DEBUG("READ_MEM_B, COREID: %" PRIu8 "", target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA);
+ if (AICE_FORMAT_DTHMA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma(&cmd_ack_code, &res_target_id, &extra_length,
+ data, data_endian);
+
+ if (cmd_ack_code == AICE_CMD_T_READ_MEM_B) {
+ LOG_DEBUG("READ_MEM_B response, data: 0x%02" PRIx32, *data);
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_READ_MEM_B, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_mem_h(uint8_t target_id, uint32_t address, uint32_t *data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdmb(AICE_CMD_T_READ_MEM_H, target_id, 0, (address >> 1) & 0x7FFFFFFF);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMB);
+
+ LOG_DEBUG("READ_MEM_H, CORE_ID: %" PRIu8 "", target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA);
+ if (AICE_FORMAT_DTHMA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma(&cmd_ack_code, &res_target_id, &extra_length,
+ data, data_endian);
+
+ if (cmd_ack_code == AICE_CMD_T_READ_MEM_H) {
+ LOG_DEBUG("READ_MEM_H response, data: 0x%" PRIx32, *data);
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_READ_MEM_H, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_read_mem(uint8_t target_id, uint32_t address, uint32_t *data)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if ((AICE_COMMAND_MODE_PACK == aice_command_mode) ||
+ (AICE_COMMAND_MODE_BATCH == aice_command_mode))
+ aice_usb_packet_flush();
+
+ do {
+ aice_pack_htdmb(AICE_CMD_T_READ_MEM, target_id, 0,
+ (address >> 2) & 0x3FFFFFFF);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMB);
+
+ LOG_DEBUG("READ_MEM, COREID: %" PRIu8 "", target_id);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA);
+ if (AICE_FORMAT_DTHMA != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma(&cmd_ack_code, &res_target_id, &extra_length,
+ data, data_endian);
+
+ if (cmd_ack_code == AICE_CMD_T_READ_MEM) {
+ LOG_DEBUG("READ_MEM response, data: 0x%" PRIx32, *data);
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_T_READ_MEM, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_batch_buffer_read(uint8_t buf_index, uint32_t *word, uint32_t num_of_words)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ do {
+ aice_pack_htdma(AICE_CMD_BATCH_BUFFER_READ, 0, num_of_words - 1, buf_index);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMA);
+
+ LOG_DEBUG("BATCH_BUFFER_READ, # of DATA %08" PRIx32, num_of_words);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMA + (num_of_words - 1) * 4);
+ if (result < 0) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMA + (num_of_words - 1) * 4, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthma_multiple_data(&cmd_ack_code, &res_target_id,
+ &extra_length, (uint8_t *)word, data_endian);
+
+ if (cmd_ack_code == AICE_CMD_BATCH_BUFFER_READ) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_BATCH_BUFFER_READ, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+int aice_batch_buffer_write(uint8_t buf_index, const uint8_t *word, uint32_t num_of_words)
+{
+ int32_t result;
+ int retry_times = 0;
+
+ if (num_of_words == 0)
+ return ERROR_OK;
+
+ do {
+ /* only pack AICE_CMD_BATCH_BUFFER_WRITE command header */
+ aice_pack_htdmc(AICE_CMD_BATCH_BUFFER_WRITE, 0, num_of_words - 1, buf_index,
+ 0, data_endian);
+
+ /* use append instead of pack */
+ memcpy(usb_out_buffer + 4, word, num_of_words * 4);
+
+ aice_usb_write(usb_out_buffer, AICE_FORMAT_HTDMC + (num_of_words - 1) * 4);
+
+ LOG_DEBUG("BATCH_BUFFER_WRITE, # of DATA %08" PRIx32, num_of_words);
+
+ result = aice_usb_read(usb_in_buffer, AICE_FORMAT_DTHMB);
+ if (AICE_FORMAT_DTHMB != result) {
+ LOG_ERROR("aice_usb_read failed (requested=%" PRId32 ", result=%" PRId32 ")",
+ AICE_FORMAT_DTHMB, result);
+ return ERROR_FAIL;
+ }
+
+ uint8_t cmd_ack_code;
+ uint8_t extra_length;
+ uint8_t res_target_id;
+ aice_unpack_dthmb(&cmd_ack_code, &res_target_id, &extra_length);
+
+ if (cmd_ack_code == AICE_CMD_BATCH_BUFFER_WRITE) {
+ break;
+ } else {
+ if (retry_times > aice_max_retry_times) {
+ LOG_ERROR("aice command timeout (command=0x%" PRIx8 ", response=0x%" PRIx8 ")",
+ AICE_CMD_BATCH_BUFFER_WRITE, cmd_ack_code);
+
+ return ERROR_FAIL;
+ }
+
+ /* clear timeout and retry */
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ retry_times++;
+ }
+ } while (1);
+
+ return ERROR_OK;
+}
+
+/***************************************************************************/
+/* End of AICE commands */
+
+typedef int (*read_mem_func_t)(uint32_t coreid, uint32_t address, uint32_t *data);
+typedef int (*write_mem_func_t)(uint32_t coreid, uint32_t address, uint32_t data);
+
+struct aice_nds32_info core_info[AICE_MAX_NUM_CORE];
+static uint8_t total_num_of_core;
+
+static char *custom_srst_script;
+static char *custom_trst_script;
+static char *custom_restart_script;
+static uint32_t aice_count_to_check_dbger = 30;
+
+static int aice_read_reg(uint32_t coreid, uint32_t num, uint32_t *val);
+static int aice_write_reg(uint32_t coreid, uint32_t num, uint32_t val);
+
+static int check_suppressed_exception(uint32_t coreid, uint32_t dbger_value)
+{
+ uint32_t ir4_value;
+ uint32_t ir6_value;
+ /* the default value of handling_suppressed_exception is false */
+ static bool handling_suppressed_exception;
+
+ if (handling_suppressed_exception)
+ return ERROR_OK;
+
+ if ((dbger_value & NDS_DBGER_ALL_SUPRS_EX) == NDS_DBGER_ALL_SUPRS_EX) {
+ LOG_ERROR("<-- TARGET WARNING! Exception is detected and suppressed. -->");
+ handling_suppressed_exception = true;
+
+ aice_read_reg(coreid, IR4, &ir4_value);
+ /* Clear IR6.SUPRS_EXC, IR6.IMP_EXC */
+ aice_read_reg(coreid, IR6, &ir6_value);
+ /*
+ * For MCU version(MSC_CFG.MCU == 1) like V3m
+ * | SWID[30:16] | Reserved[15:10] | SUPRS_EXC[9] | IMP_EXC[8]
+ * |VECTOR[7:5] | INST[4] | Exc Type[3:0] |
+ *
+ * For non-MCU version(MSC_CFG.MCU == 0) like V3
+ * | SWID[30:16] | Reserved[15:14] | SUPRS_EXC[13] | IMP_EXC[12]
+ * | VECTOR[11:5] | INST[4] | Exc Type[3:0] |
+ */
+ LOG_INFO("EVA: 0x%08" PRIx32, ir4_value);
+ LOG_INFO("ITYPE: 0x%08" PRIx32, ir6_value);
+
+ ir6_value = ir6_value & (~0x300); /* for MCU */
+ ir6_value = ir6_value & (~0x3000); /* for non-MCU */
+ aice_write_reg(coreid, IR6, ir6_value);
+
+ handling_suppressed_exception = false;
+ }
+
+ return ERROR_OK;
+}
+
+static int check_privilege(uint32_t coreid, uint32_t dbger_value)
+{
+ if ((dbger_value & NDS_DBGER_ILL_SEC_ACC) == NDS_DBGER_ILL_SEC_ACC) {
+ LOG_ERROR("<-- TARGET ERROR! Insufficient security privilege "
+ "to execute the debug operations. -->");
+
+ /* Clear DBGER.ILL_SEC_ACC */
+ if (aice_write_misc(coreid, NDS_EDM_MISC_DBGER,
+ NDS_DBGER_ILL_SEC_ACC) != ERROR_OK)
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_check_dbger(uint32_t coreid, uint32_t expect_status)
+{
+ uint32_t i = 0;
+ uint32_t value_dbger;
+
+ while (1) {
+ aice_read_misc(coreid, NDS_EDM_MISC_DBGER, &value_dbger);
+
+ if ((value_dbger & expect_status) == expect_status) {
+ if (ERROR_OK != check_suppressed_exception(coreid, value_dbger))
+ return ERROR_FAIL;
+ if (ERROR_OK != check_privilege(coreid, value_dbger))
+ return ERROR_FAIL;
+ return ERROR_OK;
+ }
+
+ if ((i % 30) == 0)
+ keep_alive();
+
+ long long then = 0;
+ if (i == aice_count_to_check_dbger)
+ then = timeval_ms();
+ if (i >= aice_count_to_check_dbger) {
+ if ((timeval_ms() - then) > 1000) {
+ LOG_ERROR("Timeout (1000ms) waiting for $DBGER status "
+ "being 0x%08" PRIx32, expect_status);
+ return ERROR_FAIL;
+ }
+ }
+ i++;
+ }
+
+ return ERROR_FAIL;
+}
+
+static int aice_execute_dim(uint32_t coreid, uint32_t *insts, uint8_t n_inst)
+{
+ /** fill DIM */
+ if (aice_write_dim(coreid, insts, n_inst) != ERROR_OK)
+ return ERROR_FAIL;
+
+ /** clear DBGER.DPED */
+ if (aice_write_misc(coreid, NDS_EDM_MISC_DBGER, NDS_DBGER_DPED) != ERROR_OK)
+ return ERROR_FAIL;
+
+ /** execute DIM */
+ if (aice_do_execute(coreid) != ERROR_OK)
+ return ERROR_FAIL;
+
+ /** read DBGER.DPED */
+ if (aice_check_dbger(coreid, NDS_DBGER_DPED) != ERROR_OK) {
+ LOG_ERROR("<-- TARGET ERROR! Debug operations do not finish properly: "
+ "0x%08" PRIx32 "0x%08" PRIx32 "0x%08" PRIx32 "0x%08" PRIx32 ". -->",
+ insts[0],
+ insts[1],
+ insts[2],
+ insts[3]);
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_read_reg(uint32_t coreid, uint32_t num, uint32_t *val)
+{
+ LOG_DEBUG("aice_read_reg, reg_no: 0x%08" PRIx32, num);
+
+ uint32_t instructions[4]; /** execute instructions in DIM */
+
+ if (NDS32_REG_TYPE_GPR == nds32_reg_type(num)) { /* general registers */
+ instructions[0] = MTSR_DTR(num);
+ instructions[1] = DSB;
+ instructions[2] = NOP;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (NDS32_REG_TYPE_SPR == nds32_reg_type(num)) { /* user special registers */
+ instructions[0] = MFUSR_G0(0, nds32_reg_sr_index(num));
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (NDS32_REG_TYPE_AUMR == nds32_reg_type(num)) { /* audio registers */
+ if ((CB_CTL <= num) && (num <= CBE3)) {
+ instructions[0] = AMFAR2(0, nds32_reg_sr_index(num));
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else {
+ instructions[0] = AMFAR(0, nds32_reg_sr_index(num));
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ }
+ } else if (NDS32_REG_TYPE_FPU == nds32_reg_type(num)) { /* fpu registers */
+ if (FPCSR == num) {
+ instructions[0] = FMFCSR;
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (FPCFG == num) {
+ instructions[0] = FMFCFG;
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else {
+ if (FS0 <= num && num <= FS31) { /* single precision */
+ instructions[0] = FMFSR(0, nds32_reg_sr_index(num));
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (FD0 <= num && num <= FD31) { /* double precision */
+ instructions[0] = FMFDR(0, nds32_reg_sr_index(num));
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ }
+ }
+ } else { /* system registers */
+ instructions[0] = MFSR(0, nds32_reg_sr_index(num));
+ instructions[1] = MTSR_DTR(0);
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ }
+
+ aice_execute_dim(coreid, instructions, 4);
+
+ uint32_t value_edmsw;
+ aice_read_edmsr(coreid, NDS_EDM_SR_EDMSW, &value_edmsw);
+ if (value_edmsw & NDS_EDMSW_WDV)
+ aice_read_dtr(coreid, val);
+ else {
+ LOG_ERROR("<-- TARGET ERROR! The debug target failed to update "
+ "the DTR register. -->");
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_usb_read_reg(uint32_t coreid, uint32_t num, uint32_t *val)
+{
+ LOG_DEBUG("aice_usb_read_reg");
+
+ if (num == R0) {
+ *val = core_info[coreid].r0_backup;
+ } else if (num == R1) {
+ *val = core_info[coreid].r1_backup;
+ } else if (num == DR41) {
+ /* As target is halted, OpenOCD will backup DR41/DR42/DR43.
+ * As user wants to read these registers, OpenOCD should return
+ * the backup values, instead of reading the real values.
+ * As user wants to write these registers, OpenOCD should write
+ * to the backup values, instead of writing to real registers. */
+ *val = core_info[coreid].edmsw_backup;
+ } else if (num == DR42) {
+ *val = core_info[coreid].edm_ctl_backup;
+ } else if ((core_info[coreid].target_dtr_valid == true) && (num == DR43)) {
+ *val = core_info[coreid].target_dtr_backup;
+ } else {
+ if (ERROR_OK != aice_read_reg(coreid, num, val))
+ *val = 0xBBADBEEF;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_write_reg(uint32_t coreid, uint32_t num, uint32_t val)
+{
+ LOG_DEBUG("aice_write_reg, reg_no: 0x%08" PRIx32 ", value: 0x%08" PRIx32, num, val);
+
+ uint32_t instructions[4]; /** execute instructions in DIM */
+ uint32_t value_edmsw;
+
+ aice_write_dtr(coreid, val);
+ aice_read_edmsr(coreid, NDS_EDM_SR_EDMSW, &value_edmsw);
+ if (0 == (value_edmsw & NDS_EDMSW_RDV)) {
+ LOG_ERROR("<-- TARGET ERROR! AICE failed to write to the DTR register. -->");
+ return ERROR_FAIL;
+ }
+
+ if (NDS32_REG_TYPE_GPR == nds32_reg_type(num)) { /* general registers */
+ instructions[0] = MFSR_DTR(num);
+ instructions[1] = DSB;
+ instructions[2] = NOP;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (NDS32_REG_TYPE_SPR == nds32_reg_type(num)) { /* user special registers */
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = MTUSR_G0(0, nds32_reg_sr_index(num));
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (NDS32_REG_TYPE_AUMR == nds32_reg_type(num)) { /* audio registers */
+ if ((CB_CTL <= num) && (num <= CBE3)) {
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = AMTAR2(0, nds32_reg_sr_index(num));
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else {
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = AMTAR(0, nds32_reg_sr_index(num));
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ }
+ } else if (NDS32_REG_TYPE_FPU == nds32_reg_type(num)) { /* fpu registers */
+ if (FPCSR == num) {
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = FMTCSR;
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (FPCFG == num) {
+ /* FPCFG is readonly */
+ } else {
+ if (FS0 <= num && num <= FS31) { /* single precision */
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = FMTSR(0, nds32_reg_sr_index(num));
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ } else if (FD0 <= num && num <= FD31) { /* double precision */
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = FMTDR(0, nds32_reg_sr_index(num));
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ }
+ }
+ } else {
+ instructions[0] = MFSR_DTR(0);
+ instructions[1] = MTSR(0, nds32_reg_sr_index(num));
+ instructions[2] = DSB;
+ instructions[3] = BEQ_MINUS_12;
+ }
+
+ return aice_execute_dim(coreid, instructions, 4);
+}
+
+static int aice_usb_write_reg(uint32_t coreid, uint32_t num, uint32_t val)
+{
+ LOG_DEBUG("aice_usb_write_reg");
+
+ if (num == R0)
+ core_info[coreid].r0_backup = val;
+ else if (num == R1)
+ core_info[coreid].r1_backup = val;
+ else if (num == DR42)
+ /* As target is halted, OpenOCD will backup DR41/DR42/DR43.
+ * As user wants to read these registers, OpenOCD should return
+ * the backup values, instead of reading the real values.
+ * As user wants to write these registers, OpenOCD should write
+ * to the backup values, instead of writing to real registers. */
+ core_info[coreid].edm_ctl_backup = val;
+ else if ((core_info[coreid].target_dtr_valid == true) && (num == DR43))
+ core_info[coreid].target_dtr_backup = val;
+ else
+ return aice_write_reg(coreid, num, val);
+
+ return ERROR_OK;
+}
+
+static int aice_usb_open(struct aice_port_param_s *param)
+{
+ const uint16_t vids[] = { param->vid, 0 };
+ const uint16_t pids[] = { param->pid, 0 };
+ struct jtag_libusb_device_handle *devh;
+
+ if (jtag_libusb_open(vids, pids, NULL, &devh) != ERROR_OK)
+ return ERROR_FAIL;
+
+ /* BE ***VERY CAREFUL*** ABOUT MAKING CHANGES IN THIS
+ * AREA!!!!!!!!!!! The behavior of libusb is not completely
+ * consistent across Windows, Linux, and Mac OS X platforms.
+ * The actions taken in the following compiler conditionals may
+ * not agree with published documentation for libusb, but were
+ * found to be necessary through trials and tribulations. Even
+ * little tweaks can break one or more platforms, so if you do
+ * make changes test them carefully on all platforms before
+ * committing them!
+ */
+
+#if IS_WIN32 == 0
+
+ jtag_libusb_reset_device(devh);
+
+#if IS_DARWIN == 0
+
+ int timeout = 5;
+ /* reopen jlink after usb_reset
+ * on win32 this may take a second or two to re-enumerate */
+ int retval;
+ while ((retval = jtag_libusb_open(vids, pids, NULL, &devh)) != ERROR_OK) {
+ usleep(1000);
+ timeout--;
+ if (!timeout)
+ break;
+ }
+ if (ERROR_OK != retval)
+ return ERROR_FAIL;
+#endif
+
+#endif
+
+ /* usb_set_configuration required under win32 */
+ jtag_libusb_set_configuration(devh, 0);
+
+ unsigned int aice_read_ep;
+ unsigned int aice_write_ep;
+ jtag_libusb_choose_interface(devh, &aice_read_ep, &aice_write_ep, -1, -1, -1);
+
+ aice_handler.usb_read_ep = aice_read_ep;
+ aice_handler.usb_write_ep = aice_write_ep;
+ aice_handler.usb_handle = devh;
+
+ return ERROR_OK;
+}
+
+static int aice_usb_read_reg_64(uint32_t coreid, uint32_t num, uint64_t *val)
+{
+ LOG_DEBUG("aice_usb_read_reg_64, %s", nds32_reg_simple_name(num));
+
+ uint32_t value;
+ uint32_t high_value;
+
+ if (ERROR_OK != aice_read_reg(coreid, num, &value))
+ value = 0xBBADBEEF;
+
+ aice_read_reg(coreid, R1, &high_value);
+
+ LOG_DEBUG("low: 0x%08" PRIx32 ", high: 0x%08" PRIx32 "\n", value, high_value);
+
+ if (data_endian == AICE_BIG_ENDIAN)
+ *val = (((uint64_t)high_value) << 32) | value;
+ else
+ *val = (((uint64_t)value) << 32) | high_value;
+
+ return ERROR_OK;
+}
+
+static int aice_usb_write_reg_64(uint32_t coreid, uint32_t num, uint64_t val)
+{
+ uint32_t value;
+ uint32_t high_value;
+
+ if (data_endian == AICE_BIG_ENDIAN) {
+ value = val & 0xFFFFFFFF;
+ high_value = (val >> 32) & 0xFFFFFFFF;
+ } else {
+ high_value = val & 0xFFFFFFFF;
+ value = (val >> 32) & 0xFFFFFFFF;
+ }
+
+ LOG_DEBUG("aice_usb_write_reg_64, %s, low: 0x%08" PRIx32 ", high: 0x%08" PRIx32 "\n",
+ nds32_reg_simple_name(num), value, high_value);
+
+ aice_write_reg(coreid, R1, high_value);
+ return aice_write_reg(coreid, num, value);
+}
+
+static int aice_get_version_info(void)
+{
+ uint32_t hardware_version;
+ uint32_t firmware_version;
+ uint32_t fpga_version;
+
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_HARDWARE_VERSION, &hardware_version) != ERROR_OK)
+ return ERROR_FAIL;
+
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_FIRMWARE_VERSION, &firmware_version) != ERROR_OK)
+ return ERROR_FAIL;
+
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_FPGA_VERSION, &fpga_version) != ERROR_OK)
+ return ERROR_FAIL;
+
+ LOG_INFO("AICE version: hw_ver = 0x%" PRIx32 ", fw_ver = 0x%" PRIx32 ", fpga_ver = 0x%" PRIx32,
+ hardware_version, firmware_version, fpga_version);
+
+ return ERROR_OK;
+}
+
+#define LINE_BUFFER_SIZE 1024
+
+static int aice_execute_custom_script(const char *script)
+{
+ FILE *script_fd;
+ char line_buffer[LINE_BUFFER_SIZE];
+ char *op_str;
+ char *reset_str;
+ uint32_t delay;
+ uint32_t write_ctrl_value;
+ bool set_op;
+
+ script_fd = fopen(script, "r");
+ if (script_fd == NULL) {
+ return ERROR_FAIL;
+ } else {
+ while (fgets(line_buffer, LINE_BUFFER_SIZE, script_fd) != NULL) {
+ /* execute operations */
+ set_op = false;
+ op_str = strstr(line_buffer, "set");
+ if (op_str != NULL) {
+ set_op = true;
+ goto get_reset_type;
+ }
+
+ op_str = strstr(line_buffer, "clear");
+ if (op_str == NULL)
+ continue;
+get_reset_type:
+ reset_str = strstr(op_str, "srst");
+ if (reset_str != NULL) {
+ if (set_op)
+ write_ctrl_value = AICE_CUSTOM_DELAY_SET_SRST;
+ else
+ write_ctrl_value = AICE_CUSTOM_DELAY_CLEAN_SRST;
+ goto get_delay;
+ }
+ reset_str = strstr(op_str, "dbgi");
+ if (reset_str != NULL) {
+ if (set_op)
+ write_ctrl_value = AICE_CUSTOM_DELAY_SET_DBGI;
+ else
+ write_ctrl_value = AICE_CUSTOM_DELAY_CLEAN_DBGI;
+ goto get_delay;
+ }
+ reset_str = strstr(op_str, "trst");
+ if (reset_str != NULL) {
+ if (set_op)
+ write_ctrl_value = AICE_CUSTOM_DELAY_SET_TRST;
+ else
+ write_ctrl_value = AICE_CUSTOM_DELAY_CLEAN_TRST;
+ goto get_delay;
+ }
+ continue;
+get_delay:
+ /* get delay */
+ delay = strtoul(reset_str + 4, NULL, 0);
+ write_ctrl_value |= (delay << 16);
+
+ if (aice_write_ctrl(AICE_WRITE_CTRL_CUSTOM_DELAY,
+ write_ctrl_value) != ERROR_OK) {
+ fclose(script_fd);
+ return ERROR_FAIL;
+ }
+ }
+ fclose(script_fd);
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_usb_set_clock(int set_clock)
+{
+ if (aice_write_ctrl(AICE_WRITE_CTRL_TCK_CONTROL,
+ AICE_TCK_CONTROL_TCK_SCAN) != ERROR_OK)
+ return ERROR_FAIL;
+
+ /* Read out TCK_SCAN clock value */
+ uint32_t scan_clock;
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_ICE_STATE, &scan_clock) != ERROR_OK)
+ return ERROR_FAIL;
+
+ scan_clock &= 0x0F;
+
+ uint32_t scan_base_freq;
+ if (scan_clock & 0x8)
+ scan_base_freq = 48000; /* 48 MHz */
+ else
+ scan_base_freq = 30000; /* 30 MHz */
+
+ uint32_t set_base_freq;
+ if (set_clock & 0x8)
+ set_base_freq = 48000;
+ else
+ set_base_freq = 30000;
+
+ uint32_t set_freq;
+ uint32_t scan_freq;
+ set_freq = set_base_freq >> (set_clock & 0x7);
+ scan_freq = scan_base_freq >> (scan_clock & 0x7);
+
+ if (scan_freq < set_freq) {
+ LOG_ERROR("User specifies higher jtag clock than TCK_SCAN clock");
+ return ERROR_FAIL;
+ }
+
+ if (aice_write_ctrl(AICE_WRITE_CTRL_TCK_CONTROL, set_clock) != ERROR_OK)
+ return ERROR_FAIL;
+
+ uint32_t check_speed;
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_ICE_STATE, &check_speed) != ERROR_OK)
+ return ERROR_FAIL;
+
+ if (((int)check_speed & 0x0F) != set_clock) {
+ LOG_ERROR("Set jtag clock failed");
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_edm_init(uint32_t coreid)
+{
+ aice_write_edmsr(coreid, NDS_EDM_SR_DIMBR, 0xFFFF0000);
+ aice_write_misc(coreid, NDS_EDM_MISC_DIMIR, 0);
+
+ /* unconditionally try to turn on V3_EDM_MODE */
+ uint32_t edm_ctl_value;
+ aice_read_edmsr(coreid, NDS_EDM_SR_EDM_CTL, &edm_ctl_value);
+ aice_write_edmsr(coreid, NDS_EDM_SR_EDM_CTL, edm_ctl_value | 0x00000040);
+
+ /* clear DBGER */
+ aice_write_misc(coreid, NDS_EDM_MISC_DBGER,
+ NDS_DBGER_DPED | NDS_DBGER_CRST | NDS_DBGER_AT_MAX);
+
+ /* get EDM version */
+ uint32_t value_edmcfg;
+ aice_read_edmsr(coreid, NDS_EDM_SR_EDM_CFG, &value_edmcfg);
+ core_info[coreid].edm_version = (value_edmcfg >> 16) & 0xFFFF;
+
+ return ERROR_OK;
+}
+
+static bool is_v2_edm(uint32_t coreid)
+{
+ if ((core_info[coreid].edm_version & 0x1000) == 0)
+ return true;
+ else
+ return false;
+}
+
+static int aice_init_edm_registers(uint32_t coreid, bool clear_dex_use_psw)
+{
+ /* enable DEH_SEL & MAX_STOP & V3_EDM_MODE & DBGI_MASK */
+ uint32_t host_edm_ctl = core_info[coreid].edm_ctl_backup | 0xA000004F;
+ if (clear_dex_use_psw)
+ /* After entering debug mode, OpenOCD may set
+ * DEX_USE_PSW accidentally through backup value
+ * of target EDM_CTL.
+ * So, clear DEX_USE_PSW by force. */
+ host_edm_ctl &= ~(0x40000000);
+
+ LOG_DEBUG("aice_init_edm_registers - EDM_CTL: 0x%08" PRIx32, host_edm_ctl);
+
+ int result = aice_write_edmsr(coreid, NDS_EDM_SR_EDM_CTL, host_edm_ctl);
+
+ return result;
+}
+
+/**
+ * EDM_CTL will be modified by OpenOCD as debugging. OpenOCD has the
+ * responsibility to keep EDM_CTL untouched after debugging.
+ *
+ * There are two scenarios to consider:
+ * 1. single step/running as debugging (running under debug session)
+ * 2. detached from gdb (exit debug session)
+ *
+ * So, we need to bakcup EDM_CTL before halted and restore it after
+ * running. The difference of these two scenarios is EDM_CTL.DEH_SEL
+ * is on for scenario 1, and off for scenario 2.
+ */
+static int aice_backup_edm_registers(uint32_t coreid)
+{
+ int result = aice_read_edmsr(coreid, NDS_EDM_SR_EDM_CTL,
+ &core_info[coreid].edm_ctl_backup);
+
+ /* To call aice_backup_edm_registers() after DEX on, DEX_USE_PSW
+ * may be not correct. (For example, hit breakpoint, then backup
+ * EDM_CTL. EDM_CTL.DEX_USE_PSW will be cleared.) Because debug
+ * interrupt will clear DEX_USE_PSW, DEX_USE_PSW is always off after
+ * DEX is on. It only backups correct value before OpenOCD issues DBGI.
+ * (Backup EDM_CTL, then issue DBGI actively (refer aice_usb_halt())) */
+ if (core_info[coreid].edm_ctl_backup & 0x40000000)
+ core_info[coreid].dex_use_psw_on = true;
+ else
+ core_info[coreid].dex_use_psw_on = false;
+
+ LOG_DEBUG("aice_backup_edm_registers - EDM_CTL: 0x%08" PRIx32 ", DEX_USE_PSW: %s",
+ core_info[coreid].edm_ctl_backup,
+ core_info[coreid].dex_use_psw_on ? "on" : "off");
+
+ return result;
+}
+
+static int aice_restore_edm_registers(uint32_t coreid)
+{
+ LOG_DEBUG("aice_restore_edm_registers -");
+
+ /* set DEH_SEL, because target still under EDM control */
+ int result = aice_write_edmsr(coreid, NDS_EDM_SR_EDM_CTL,
+ core_info[coreid].edm_ctl_backup | 0x80000000);
+
+ return result;
+}
+
+static int aice_backup_tmp_registers(uint32_t coreid)
+{
+ LOG_DEBUG("backup_tmp_registers -");
+
+ /* backup target DTR first(if the target DTR is valid) */
+ uint32_t value_edmsw;
+ aice_read_edmsr(coreid, NDS_EDM_SR_EDMSW, &value_edmsw);
+ core_info[coreid].edmsw_backup = value_edmsw;
+ if (value_edmsw & 0x1) { /* EDMSW.WDV == 1 */
+ aice_read_dtr(coreid, &core_info[coreid].target_dtr_backup);
+ core_info[coreid].target_dtr_valid = true;
+
+ LOG_DEBUG("Backup target DTR: 0x%08" PRIx32, core_info[coreid].target_dtr_backup);
+ } else {
+ core_info[coreid].target_dtr_valid = false;
+ }
+
+ /* Target DTR has been backup, then backup $R0 and $R1 */
+ aice_read_reg(coreid, R0, &core_info[coreid].r0_backup);
+ aice_read_reg(coreid, R1, &core_info[coreid].r1_backup);
+
+ /* backup host DTR(if the host DTR is valid) */
+ if (value_edmsw & 0x2) { /* EDMSW.RDV == 1*/
+ /* read out host DTR and write into target DTR, then use aice_read_edmsr to
+ * read out */
+ uint32_t instructions[4] = {
+ MFSR_DTR(R0), /* R0 has already been backup */
+ DSB,
+ MTSR_DTR(R0),
+ BEQ_MINUS_12
+ };
+ aice_execute_dim(coreid, instructions, 4);
+
+ aice_read_dtr(coreid, &core_info[coreid].host_dtr_backup);
+ core_info[coreid].host_dtr_valid = true;
+
+ LOG_DEBUG("Backup host DTR: 0x%08" PRIx32, core_info[coreid].host_dtr_backup);
+ } else {
+ core_info[coreid].host_dtr_valid = false;
+ }
+
+ LOG_DEBUG("r0: 0x%08" PRIx32 ", r1: 0x%08" PRIx32,
+ core_info[coreid].r0_backup, core_info[coreid].r1_backup);
+
+ return ERROR_OK;
+}
+
+static int aice_restore_tmp_registers(uint32_t coreid)
+{
+ LOG_DEBUG("restore_tmp_registers - r0: 0x%08" PRIx32 ", r1: 0x%08" PRIx32,
+ core_info[coreid].r0_backup, core_info[coreid].r1_backup);
+
+ if (core_info[coreid].target_dtr_valid) {
+ uint32_t instructions[4] = {
+ SETHI(R0, core_info[coreid].target_dtr_backup >> 12),
+ ORI(R0, R0, core_info[coreid].target_dtr_backup & 0x00000FFF),
+ NOP,
+ BEQ_MINUS_12
+ };
+ aice_execute_dim(coreid, instructions, 4);
+
+ instructions[0] = MTSR_DTR(R0);
+ instructions[1] = DSB;
+ instructions[2] = NOP;
+ instructions[3] = BEQ_MINUS_12;
+ aice_execute_dim(coreid, instructions, 4);
+
+ LOG_DEBUG("Restore target DTR: 0x%08" PRIx32, core_info[coreid].target_dtr_backup);
+ }
+
+ aice_write_reg(coreid, R0, core_info[coreid].r0_backup);
+ aice_write_reg(coreid, R1, core_info[coreid].r1_backup);
+
+ if (core_info[coreid].host_dtr_valid) {
+ aice_write_dtr(coreid, core_info[coreid].host_dtr_backup);
+
+ LOG_DEBUG("Restore host DTR: 0x%08" PRIx32, core_info[coreid].host_dtr_backup);
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_open_device(struct aice_port_param_s *param)
+{
+ if (ERROR_OK != aice_usb_open(param))
+ return ERROR_FAIL;
+
+ if (ERROR_FAIL == aice_get_version_info()) {
+ LOG_ERROR("Cannot get AICE version!");
+ return ERROR_FAIL;
+ }
+
+ LOG_INFO("AICE initialization started");
+
+ /* attempt to reset Andes EDM */
+ if (ERROR_FAIL == aice_reset_box()) {
+ LOG_ERROR("Cannot initial AICE box!");
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_usb_set_jtag_clock(uint32_t a_clock)
+{
+ jtag_clock = a_clock;
+
+ if (ERROR_OK != aice_usb_set_clock(a_clock)) {
+ LOG_ERROR("Cannot set AICE JTAG clock!");
+ return ERROR_FAIL;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_usb_close(void)
+{
+ jtag_libusb_close(aice_handler.usb_handle);
+
+ if (custom_srst_script)
+ free(custom_srst_script);
+
+ if (custom_trst_script)
+ free(custom_trst_script);
+
+ if (custom_restart_script)
+ free(custom_restart_script);
+
+ return ERROR_OK;
+}
+
+static int aice_core_init(uint32_t coreid)
+{
+ core_info[coreid].access_channel = NDS_MEMORY_ACC_CPU;
+ core_info[coreid].memory_select = NDS_MEMORY_SELECT_AUTO;
+ core_info[coreid].core_state = AICE_TARGET_UNKNOWN;
+
+ return ERROR_OK;
+}
+
+static int aice_usb_idcode(uint32_t *idcode, uint8_t *num_of_idcode)
+{
+ int retval;
+
+ retval = aice_scan_chain(idcode, num_of_idcode);
+ if (ERROR_OK == retval) {
+ for (int i = 0; i < *num_of_idcode; i++) {
+ aice_core_init(i);
+ aice_edm_init(i);
+ }
+ total_num_of_core = *num_of_idcode;
+ }
+
+ return retval;
+}
+
+static int aice_usb_halt(uint32_t coreid)
+{
+ if (core_info[coreid].core_state == AICE_TARGET_HALTED) {
+ LOG_DEBUG("aice_usb_halt check halted");
+ return ERROR_OK;
+ }
+
+ LOG_DEBUG("aice_usb_halt");
+
+ /** backup EDM registers */
+ aice_backup_edm_registers(coreid);
+ /** init EDM for host debugging */
+ /** no need to clear dex_use_psw, because dbgi will clear it */
+ aice_init_edm_registers(coreid, false);
+
+ /** Clear EDM_CTL.DBGIM & EDM_CTL.DBGACKM */
+ uint32_t edm_ctl_value;
+ aice_read_edmsr(coreid, NDS_EDM_SR_EDM_CTL, &edm_ctl_value);
+ if (edm_ctl_value & 0x3)
+ aice_write_edmsr(coreid, NDS_EDM_SR_EDM_CTL, edm_ctl_value & ~(0x3));
+
+ uint32_t dbger;
+ uint32_t acc_ctl_value;
+
+ core_info[coreid].debug_under_dex_on = false;
+ aice_read_misc(coreid, NDS_EDM_MISC_DBGER, &dbger);
+
+ if (dbger & NDS_DBGER_AT_MAX)
+ LOG_ERROR("<-- TARGET ERROR! Reaching the max interrupt stack level. -->");
+
+ if (dbger & NDS_DBGER_DEX) {
+ if (is_v2_edm(coreid) == false) {
+ /** debug 'debug mode'. use force_debug to issue dbgi */
+ aice_read_misc(coreid, NDS_EDM_MISC_ACC_CTL, &acc_ctl_value);
+ acc_ctl_value |= 0x8;
+ aice_write_misc(coreid, NDS_EDM_MISC_ACC_CTL, acc_ctl_value);
+ core_info[coreid].debug_under_dex_on = true;
+
+ aice_write_misc(coreid, NDS_EDM_MISC_EDM_CMDR, 0);
+ /* If CPU stalled due to AT_MAX, clear AT_MAX status. */
+ if (dbger & NDS_DBGER_AT_MAX)
+ aice_write_misc(coreid, NDS_EDM_MISC_DBGER, NDS_DBGER_AT_MAX);
+ }
+ } else {
+ /** Issue DBGI normally */
+ aice_write_misc(coreid, NDS_EDM_MISC_EDM_CMDR, 0);
+ /* If CPU stalled due to AT_MAX, clear AT_MAX status. */
+ if (dbger & NDS_DBGER_AT_MAX)
+ aice_write_misc(coreid, NDS_EDM_MISC_DBGER, NDS_DBGER_AT_MAX);
+ }
+
+ if (aice_check_dbger(coreid, NDS_DBGER_DEX) != ERROR_OK) {
+ LOG_ERROR("<-- TARGET ERROR! Unable to stop the debug target through DBGI. -->");
+ return ERROR_FAIL;
+ }
+
+ if (core_info[coreid].debug_under_dex_on) {
+ if (core_info[coreid].dex_use_psw_on == false) {
+ /* under debug 'debug mode', force $psw to 'debug mode' bahavior */
+ /* !!!NOTICE!!! this is workaround for debug 'debug mode'.
+ * it is only for debugging 'debug exception handler' purpose.
+ * after openocd detaches from target, target behavior is
+ * undefined. */
+ uint32_t ir0_value;
+ uint32_t debug_mode_ir0_value;
+ aice_read_reg(coreid, IR0, &ir0_value);
+ debug_mode_ir0_value = ir0_value | 0x408; /* turn on DEX, set POM = 1 */
+ debug_mode_ir0_value &= ~(0x000000C1); /* turn off DT/IT/GIE */
+ aice_write_reg(coreid, IR0, debug_mode_ir0_value);
+ }
+ }
+
+ /** set EDM_CTL.DBGIM & EDM_CTL.DBGACKM after halt */
+ if (edm_ctl_value & 0x3)
+ aice_write_edmsr(coreid, NDS_EDM_SR_EDM_CTL, edm_ctl_value);
+
+ /* backup r0 & r1 */
+ aice_backup_tmp_registers(coreid);
+ core_info[coreid].core_state = AICE_TARGET_HALTED;
+
+ return ERROR_OK;
+}
+
+static int aice_usb_state(uint32_t coreid, enum aice_target_state_s *state)
+{
+ uint32_t dbger_value;
+ uint32_t ice_state;
+
+ int result = aice_read_misc(coreid, NDS_EDM_MISC_DBGER, &dbger_value);
+
+ if (ERROR_AICE_TIMEOUT == result) {
+ if (aice_read_ctrl(AICE_READ_CTRL_GET_ICE_STATE, &ice_state) != ERROR_OK) {
+ LOG_ERROR("<-- AICE ERROR! AICE is unplugged. -->");
+ return ERROR_FAIL;
+ }
+
+ if ((ice_state & 0x20) == 0) {
+ LOG_ERROR("<-- TARGET ERROR! Target is disconnected with AICE. -->");
+ return ERROR_FAIL;
+ } else {
+ return ERROR_FAIL;
+ }
+ } else if (ERROR_AICE_DISCONNECT == result) {
+ LOG_ERROR("<-- AICE ERROR! AICE is unplugged. -->");
+ return ERROR_FAIL;
+ }
+
+ if ((dbger_value & NDS_DBGER_ILL_SEC_ACC) == NDS_DBGER_ILL_SEC_ACC) {
+ LOG_ERROR("<-- TARGET ERROR! Insufficient security privilege. -->");
+
+ /* Clear ILL_SEC_ACC */
+ aice_write_misc(coreid, NDS_EDM_MISC_DBGER, NDS_DBGER_ILL_SEC_ACC);
+
+ *state = AICE_TARGET_RUNNING;
+ core_info[coreid].core_state = AICE_TARGET_RUNNING;
+ } else if ((dbger_value & NDS_DBGER_AT_MAX) == NDS_DBGER_AT_MAX) {
+ /* Issue DBGI to exit cpu stall */
+ aice_usb_halt(coreid);
+
+ /* Read OIPC to find out the trigger point */
+ uint32_t ir11_value;
+ aice_read_reg(coreid, IR11, &ir11_value);
+
+ LOG_ERROR("<-- TARGET ERROR! Reaching the max interrupt stack level; "
+ "CPU is stalled at 0x%08" PRIx32 " for debugging. -->", ir11_value);
+
+ *state = AICE_TARGET_HALTED;
+ } else if ((dbger_value & NDS_DBGER_CRST) == NDS_DBGER_CRST) {
+ LOG_DEBUG("DBGER.CRST is on.");
+
+ *state = AICE_TARGET_RESET;
+ core_info[coreid].core_state = AICE_TARGET_RUNNING;
+
+ /* Clear CRST */
+ aice_write_misc(coreid, NDS_EDM_MISC_DBGER, NDS_DBGER_CRST);
+ } else if ((dbger_value & NDS_DBGER_DEX) == NDS_DBGER_DEX) {
+ if (AICE_TARGET_RUNNING == core_info[coreid].core_state) {
+ /* enter debug mode, init EDM registers */
+ /* backup EDM registers */
+ aice_backup_edm_registers(coreid);
+ /* init EDM for host debugging */
+ aice_init_edm_registers(coreid, true);
+ aice_backup_tmp_registers(coreid);
+ core_info[coreid].core_state = AICE_TARGET_HALTED;
+ } else if (AICE_TARGET_UNKNOWN == core_info[coreid].core_state) {
+ /* debug 'debug mode', use force debug to halt core */
+ aice_usb_halt(coreid);
+ }
+ *state = AICE_TARGET_HALTED;
+ } else {
+ *state = AICE_TARGET_RUNNING;
+ core_info[coreid].core_state = AICE_TARGET_RUNNING;
+ }
+
+ return ERROR_OK;
+}
+
+static int aice_usb_reset(void)
+{
+ if (aice_reset_box() != ERROR_OK)
+ return ERROR_FAIL;
+
+ /* issue TRST */
+ if (custom_trst_script == NULL) {
+ if (aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_CONTROL,
+ AICE_JTAG_PIN_CONTROL_TRST) != ERROR_OK)
+ return ERROR_FAIL;
+ } else {
+ /* custom trst operations */
+ if (aice_execute_custom_script(custom_trst_script) != ERROR_OK)
+ return ERROR_FAIL;
+ }
+
+ if (aice_usb_set_clock(jtag_clock) != ERROR_OK)
+ return ERROR_FAIL;
+
+ return ERROR_OK;
+}
+
+static int aice_issue_srst(uint32_t coreid)
+{
+ LOG_DEBUG("aice_issue_srst");
+
+ /* After issuing srst, target will be running. So we need to restore EDM_CTL. */
+ aice_restore_edm_registers(coreid);
+
+ if (custom_srst_script == NULL) {
+ if (aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_CONTROL,
+ AICE_JTAG_PIN_CONTROL_SRST) != ERROR_OK)
+ return ERROR_FAIL;
+ } else {
+ /* custom srst operations */
+ if (aice_execute_custom_script(custom_srst_script) != ERROR_OK)
+ return ERROR_FAIL;
+ }
+
+ /* wait CRST infinitely */
+ uint32_t dbger_value;
+ int i = 0;
+ while (1) {
+ if (aice_read_misc(coreid,
+ NDS_EDM_MISC_DBGER, &dbger_value) != ERROR_OK)
+ return ERROR_FAIL;
+
+ if (dbger_value & NDS_DBGER_CRST)
+ break;
+
+ if ((i % 30) == 0)
+ keep_alive();
+ i++;
+ }
+
+ core_info[coreid].host_dtr_valid = false;
+ core_info[coreid].target_dtr_valid = false;
+
+ core_info[coreid].core_state = AICE_TARGET_RUNNING;
+ return ERROR_OK;
+}
+
+static int aice_issue_reset_hold(uint32_t coreid)
+{
+ LOG_DEBUG("aice_issue_reset_hold");
+
+ /* set no_dbgi_pin to 0 */
+ uint32_t pin_status;
+ aice_read_ctrl(AICE_READ_CTRL_GET_JTAG_PIN_STATUS, &pin_status);
+ if (pin_status | 0x4)
+ aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_STATUS, pin_status & (~0x4));
+
+ /* issue restart */
+ if (custom_restart_script == NULL) {
+ if (aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_CONTROL,
+ AICE_JTAG_PIN_CONTROL_RESTART) != ERROR_OK)
+ return ERROR_FAIL;
+ } else {
+ /* custom restart operations */
+ if (aice_execute_custom_script(custom_restart_script) != ERROR_OK)
+ return ERROR_FAIL;
+ }
+
+ if (aice_check_dbger(coreid, NDS_DBGER_CRST | NDS_DBGER_DEX) == ERROR_OK) {
+ aice_backup_tmp_registers(coreid);
+ core_info[coreid].core_state = AICE_TARGET_HALTED;
+
+ return ERROR_OK;
+ } else {
+ /* set no_dbgi_pin to 1 */
+ aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_STATUS, pin_status | 0x4);
+
+ /* issue restart again */
+ if (custom_restart_script == NULL) {
+ if (aice_write_ctrl(AICE_WRITE_CTRL_JTAG_PIN_CONTROL,
+ AICE_JTAG_PIN_CONTROL_RESTART) != ERROR_OK)
+ return ERROR_FAIL;
+ } else {
+ /* custom restart operations */
+ if (aice_execute_custom_script(custom_restart_script) != ERROR_OK)
+ return ERROR_FAIL;
+ }
+
+ if (aice_check_dbger(coreid, NDS_DBGER_CRST | NDS_DBGER_DEX) == ERROR_OK) {
+ aice_backup_tmp_registers(coreid);
+ core_info[coreid].core_state = AICE_TARGET_HALTED;
+
+ return ERROR_OK;
+ }
+
+ /* do software reset-and-hold */
+ aice_issue_srst(coreid);
+ aice_usb_halt(coreid);
+
+ uint32_t value_ir3;
+ aice_read_reg(coreid, IR3, &value_ir3);
+ aice_write_reg(coreid, PC, value_ir3 & 0xFFFF0000);
+ }
+
+ return ERROR_FAIL;
+}
+
+static int aice_issue_reset_hold_multi(void)
+{
+ uint32_t write_ctrl_value = 0;
+
+ /* set SRST */
+ write_ctrl_value = AICE_CUSTOM_DELAY_SET_SRST;
+ write_ctrl_value |= (0x200 << 16);
+ if (aice_write_ctrl(AICE_WRITE_CTRL_CUSTOM_DELAY,
+ write_ctrl_value) != ERROR_OK)
+ return ERROR_FAIL;
+
+ for (uint8_t i = 0 ; i < total_num_of_core ; i++)
+ aice_write_misc(i, NDS_EDM_MISC_EDM_CMDR, 0);
+
+ /* clear SRST */
+ write_ctrl_value = AICE_CUSTOM_DELAY_CLEAN_SRST;
+ write_ctrl_value |= (0x200 << 16);
+ if (aice_write_ctrl(AICE_WRITE_CTRL_CUSTOM_DELAY,
+ write_ctrl_value) != ERROR_OK)
+ return ERROR_FAIL;
+
+ for (uint8_t i = 0; i < total_num_of_core; i++)
+ aice_edm_init(i);
+
+ return ERROR_FAIL;
+}
+
+static int aice_usb_assert_srst(uint32_t coreid, enum aice_srst_type_s srst)
+{
+ if ((AICE_SRST != srst) && (AICE_RESET_HOLD != srst))
+ return ERROR_FAIL;
+
+ /* clear DBGER */
+ if (aice_write_misc(coreid, NDS_EDM_MISC_DBGER,
+ NDS_DBGER_CLEAR_ALL) != ERROR_OK)
+ return ERROR_FAIL;
+
+ int result = ERROR_OK;
+ if (AICE_SRST == srst)
+ result = aice_issue_srst(coreid);
+ else {
+ if (1 == total_num_of_core)
+ result = aice_issue_reset_hold(coreid);
+ else
+ result = aice_issue_reset_hold_multi();
+ }
+
+ /* Clear DBGER.CRST after reset to avoid 'core-reset checking' errors.
+ * assert_srst is user-intentional reset behavior, so we could
+ * clear DBGER.CRST safely.
+ */
+ if (aice_write_misc(coreid,
+ NDS_EDM_MISC_DBGER, NDS_DBGER_CRST) != ERROR_OK)
+ return ERROR_FAIL;
+
+ return result;
+}
+
+static int aice_usb_run(uint32_t coreid)
+{
+ LOG_DEBUG("aice_usb_run");
+
+ uint32_t dbger_value;
+ if (aice_read_misc(coreid,
+ NDS_EDM_MISC_DBGER, &dbger_value) != ERROR_OK)
+ return ERROR_FAIL;
+
+ if ((dbger_value & NDS_DBGER_DEX) != NDS_DBGER_DEX) {
+ LOG_WARNING("<-- TARGET WARNING! The debug target exited "
+ "the debug mode unexpectedly. -->");
+ return ERROR_FAIL;
+ }
+
+ /* restore r0 & r1 before free run */
+ aice_restore_tmp_registers(coreid);
+ core_info[coreid].core_state = AICE_TARGET_RUNNING;
+
+ /* clear DBGER */
+ aice_write_misc(coreid, NDS_EDM_MISC_DBGER,
+ NDS_DBGER_CLEAR_ALL);
+
+ /** restore EDM registers */
+ /** OpenOCD should restore EDM_CTL **before** to exit debug state.
+ * Otherwise, following instruction will read wrong EDM_CTL value.
+ *
+ * pc -> mfsr $p0, EDM_CTL (single step)
+ * slli $p0, $p0, 1
+ * slri $p0, $p0, 31
+ */
+ aice_restore_edm_registers(coreid);
+
+ /** execute instructions in DIM */
+ uint32_t instructions[4] = {
+ NOP,
+ NOP,
+ NOP,
+ IRET
+ };
+ int result = aice_execute_dim(coreid, instructions, 4);
+
+ return result;
+}
+
+static int aice_usb_step(uint32_t coreid)
+{
<TRUNCATED>