You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by ra...@apache.org on 2023/12/11 09:42:16 UTC
(nuttx) branch master updated: stm32u5: fix EXTICR2,3,4 register offsets
This is an automated email from the ASF dual-hosted git repository.
raiden00 pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new 2215278a53 stm32u5: fix EXTICR2,3,4 register offsets
2215278a53 is described below
commit 2215278a535d8cf67b80186d74083d67a6e46066
Author: Mete Balci <in...@metebalci.com>
AuthorDate: Mon Dec 11 05:42:29 2023 +0100
stm32u5: fix EXTICR2,3,4 register offsets
---
arch/arm/src/stm32u5/hardware/stm32_exti.h | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/arch/arm/src/stm32u5/hardware/stm32_exti.h b/arch/arm/src/stm32u5/hardware/stm32_exti.h
index 3812bf7788..5aad61980d 100644
--- a/arch/arm/src/stm32u5/hardware/stm32_exti.h
+++ b/arch/arm/src/stm32u5/hardware/stm32_exti.h
@@ -49,9 +49,9 @@
#define STM32_EXTI_SECCFGR2_OFFSET 0x0034 /* Security Configuration 2 */
#define STM32_EXTI_PRIVCFGR2_OFFSET 0x0038 /* Privilege Configuration 2 */
#define STM32_EXTI_EXTICR1_OFFSET 0x0060 /* External Interrupt Selection 1 */
-#define STM32_EXTI_EXTICR2_OFFSET 0x0060 /* External Interrupt Selection 2 */
-#define STM32_EXTI_EXTICR3_OFFSET 0x0060 /* External Interrupt Selection 3 */
-#define STM32_EXTI_EXTICR4_OFFSET 0x0060 /* External Interrupt Selection 4 */
+#define STM32_EXTI_EXTICR2_OFFSET 0x0064 /* External Interrupt Selection 2 */
+#define STM32_EXTI_EXTICR3_OFFSET 0x0068 /* External Interrupt Selection 3 */
+#define STM32_EXTI_EXTICR4_OFFSET 0x006C /* External Interrupt Selection 4 */
#define STM32_EXTI_LOCKR_OFFSET 0x0070 /* Lock */
#define STM32_EXTI_IMR1_OFFSET 0x0080 /* CPU Wakeup with Interrupt Mask 1 */
#define STM32_EXTI_EMR1_OFFSET 0x0084 /* CPU Wakeup with Event Mask 1 */