You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by ac...@apache.org on 2022/03/16 22:06:53 UTC
[incubator-nuttx] 01/03: xtensa/esp32s3: Fix IRQ setup hardcoded to CPU 0
This is an automated email from the ASF dual-hosted git repository.
acassis pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git
commit 57273ad9946ba68ea96eb78dbb7d5f9358d61ab8
Author: Gustavo Henrique Nihei <gu...@espressif.com>
AuthorDate: Wed Mar 16 13:49:48 2022 -0300
xtensa/esp32s3: Fix IRQ setup hardcoded to CPU 0
Signed-off-by: Gustavo Henrique Nihei <gu...@espressif.com>
---
arch/xtensa/src/esp32s3/esp32s3_serial.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/xtensa/src/esp32s3/esp32s3_serial.c b/arch/xtensa/src/esp32s3/esp32s3_serial.c
index 3b18965..c2fb972 100644
--- a/arch/xtensa/src/esp32s3/esp32s3_serial.c
+++ b/arch/xtensa/src/esp32s3/esp32s3_serial.c
@@ -463,7 +463,7 @@ static int esp32s3_attach(struct uart_dev_s *dev)
/* Set up to receive peripheral interrupts on the current CPU */
priv->cpu = up_cpu_index();
- priv->cpuint = esp32s3_setup_irq(0, priv->periph, priv->int_pri,
+ priv->cpuint = esp32s3_setup_irq(priv->cpu, priv->periph, priv->int_pri,
ESP32S3_CPUINT_LEVEL);
if (priv->cpuint < 0)
{