(doris) branch auto-pick-60392-branch-4.0 updated (63ea57d7b22 -> 63255fa7c61)

[gi...@apache.org]

This is an automated email from the ASF dual-hosted git repository.

github-bot pushed a change to branch auto-pick-60392-branch-4.0
in repository https://gitbox.apache.org/repos/asf/doris.git


    from 63ea57d7b22 branch-4.0: [fix](query cache) AggregateNode compute digest of query cache should consider sortByGroupKey #60431 (#60457)
     add 63255fa7c61 [ut](hash) add be ut for crc32 (#60392)

No new revisions were added by this update.

Summary of changes:
 be/src/vec/columns/column_nullable.cpp             |     6 +-
 .../columns/column_array_update_crc32c_batch.out}  |     0
 .../columns/column_array_update_crc32c_batch_0.out |    12 +
 ...mn_array_update_crc32c_batch_0.out_with_nullmap |    12 +
 .../columns/column_array_update_crc32c_batch_1.out |    11 +
 ...mn_array_update_crc32c_batch_1.out_with_nullmap |    11 +
 .../column_array_update_crc32c_batch_10.out        |    17 +
 ...n_array_update_crc32c_batch_10.out_with_nullmap |    17 +
 .../column_array_update_crc32c_batch_11.out        |    24 +
 ...n_array_update_crc32c_batch_11.out_with_nullmap |    24 +
 .../column_array_update_crc32c_batch_12.out        |    17 +
 ...n_array_update_crc32c_batch_12.out_with_nullmap |    17 +
 .../column_array_update_crc32c_batch_13.out        |    24 +
 ...n_array_update_crc32c_batch_13.out_with_nullmap |    24 +
 .../column_array_update_crc32c_batch_14.out        |     6 +
 ...n_array_update_crc32c_batch_14.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_15.out        |     7 +
 ...n_array_update_crc32c_batch_15.out_with_nullmap |     7 +
 .../column_array_update_crc32c_batch_16.out        |     5 +
 ...n_array_update_crc32c_batch_16.out_with_nullmap |     5 +
 .../column_array_update_crc32c_batch_17.out        |     5 +
 ...n_array_update_crc32c_batch_17.out_with_nullmap |     5 +
 .../column_array_update_crc32c_batch_18.out        |     5 +
 ...n_array_update_crc32c_batch_18.out_with_nullmap |     5 +
 .../column_array_update_crc32c_batch_19.out        |    12 +
 ...n_array_update_crc32c_batch_19.out_with_nullmap |    12 +
 .../columns/column_array_update_crc32c_batch_2.out |    13 +
 ...mn_array_update_crc32c_batch_2.out_with_nullmap |    13 +
 .../column_array_update_crc32c_batch_20.out        |    11 +
 ...n_array_update_crc32c_batch_20.out_with_nullmap |    11 +
 .../column_array_update_crc32c_batch_21.out        |    13 +
 ...n_array_update_crc32c_batch_21.out_with_nullmap |    13 +
 .../column_array_update_crc32c_batch_22.out        |    11 +
 ...n_array_update_crc32c_batch_22.out_with_nullmap |    11 +
 .../column_array_update_crc32c_batch_23.out        |    12 +
 ...n_array_update_crc32c_batch_23.out_with_nullmap |    12 +
 .../column_array_update_crc32c_batch_24.out        |     9 +
 ...n_array_update_crc32c_batch_24.out_with_nullmap |     9 +
 .../column_array_update_crc32c_batch_25.out        |    10 +
 ...n_array_update_crc32c_batch_25.out_with_nullmap |    10 +
 .../column_array_update_crc32c_batch_26.out        |    10 +
 ...n_array_update_crc32c_batch_26.out_with_nullmap |    10 +
 .../column_array_update_crc32c_batch_27.out        |     7 +
 ...n_array_update_crc32c_batch_27.out_with_nullmap |     7 +
 .../column_array_update_crc32c_batch_28.out        |     7 +
 ...n_array_update_crc32c_batch_28.out_with_nullmap |     7 +
 .../column_array_update_crc32c_batch_29.out        |    17 +
 ...n_array_update_crc32c_batch_29.out_with_nullmap |    17 +
 .../columns/column_array_update_crc32c_batch_3.out |    11 +
 ...mn_array_update_crc32c_batch_3.out_with_nullmap |    11 +
 .../column_array_update_crc32c_batch_30.out        |    25 +
 ...n_array_update_crc32c_batch_30.out_with_nullmap |    25 +
 .../column_array_update_crc32c_batch_31.out        |    17 +
 ...n_array_update_crc32c_batch_31.out_with_nullmap |    17 +
 .../column_array_update_crc32c_batch_32.out        |    25 +
 ...n_array_update_crc32c_batch_32.out_with_nullmap |    25 +
 .../column_array_update_crc32c_batch_33.out        |     6 +
 ...n_array_update_crc32c_batch_33.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_34.out        |     6 +
 ...n_array_update_crc32c_batch_34.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_35.out        |     7 +
 ...n_array_update_crc32c_batch_35.out_with_nullmap |     7 +
 .../column_array_update_crc32c_batch_36.out        |     6 +
 ...n_array_update_crc32c_batch_36.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_37.out        |     6 +
 ...n_array_update_crc32c_batch_37.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_38.out        |     6 +
 ...n_array_update_crc32c_batch_38.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_39.out        |     6 +
 ...n_array_update_crc32c_batch_39.out_with_nullmap |     6 +
 .../columns/column_array_update_crc32c_batch_4.out |    11 +
 ...mn_array_update_crc32c_batch_4.out_with_nullmap |    11 +
 .../column_array_update_crc32c_batch_40.out        |     6 +
 ...n_array_update_crc32c_batch_40.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_41.out        |     6 +
 ...n_array_update_crc32c_batch_41.out_with_nullmap |     6 +
 .../column_array_update_crc32c_batch_42.out        |    16 +
 ...n_array_update_crc32c_batch_42.out_with_nullmap |    16 +
 .../columns/column_array_update_crc32c_batch_5.out |     8 +
 ...mn_array_update_crc32c_batch_5.out_with_nullmap |     8 +
 .../columns/column_array_update_crc32c_batch_6.out |    10 +
 ...mn_array_update_crc32c_batch_6.out_with_nullmap |    10 +
 .../columns/column_array_update_crc32c_batch_7.out |    10 +
 ...mn_array_update_crc32c_batch_7.out_with_nullmap |    10 +
 .../columns/column_array_update_crc32c_batch_8.out |     6 +
 ...mn_array_update_crc32c_batch_8.out_with_nullmap |     6 +
 .../columns/column_array_update_crc32c_batch_9.out |     6 +
 ...mn_array_update_crc32c_batch_9.out_with_nullmap |     6 +
 .../column_array_update_crc32c_single_0.out        |     1 +
 ...n_array_update_crc32c_single_0.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_1.out        |     1 +
 ...n_array_update_crc32c_single_1.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_10.out       |     1 +
 ..._array_update_crc32c_single_10.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_11.out       |     1 +
 ..._array_update_crc32c_single_11.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_12.out       |     1 +
 ..._array_update_crc32c_single_12.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_13.out       |     1 +
 ..._array_update_crc32c_single_13.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_14.out       |     1 +
 ..._array_update_crc32c_single_14.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_15.out       |     1 +
 ..._array_update_crc32c_single_15.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_16.out       |     1 +
 ..._array_update_crc32c_single_16.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_17.out       |     1 +
 ..._array_update_crc32c_single_17.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_18.out       |     1 +
 ..._array_update_crc32c_single_18.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_19.out       |     1 +
 ..._array_update_crc32c_single_19.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_2.out        |     1 +
 ...n_array_update_crc32c_single_2.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_20.out       |     1 +
 ..._array_update_crc32c_single_20.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_21.out       |     1 +
 ..._array_update_crc32c_single_21.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_22.out       |     1 +
 ..._array_update_crc32c_single_22.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_23.out       |     1 +
 ..._array_update_crc32c_single_23.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_24.out       |     1 +
 ..._array_update_crc32c_single_24.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_25.out       |     1 +
 ..._array_update_crc32c_single_25.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_26.out       |     1 +
 ..._array_update_crc32c_single_26.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_27.out       |     1 +
 ..._array_update_crc32c_single_27.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_28.out       |     1 +
 ..._array_update_crc32c_single_28.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_29.out       |     1 +
 ..._array_update_crc32c_single_29.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_3.out        |     1 +
 ...n_array_update_crc32c_single_3.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_30.out       |     1 +
 ..._array_update_crc32c_single_30.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_31.out       |     1 +
 ..._array_update_crc32c_single_31.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_32.out       |     1 +
 ..._array_update_crc32c_single_32.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_33.out       |     1 +
 ..._array_update_crc32c_single_33.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_34.out       |     1 +
 ..._array_update_crc32c_single_34.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_35.out       |     1 +
 ..._array_update_crc32c_single_35.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_36.out       |     1 +
 ..._array_update_crc32c_single_36.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_37.out       |     1 +
 ..._array_update_crc32c_single_37.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_38.out       |     1 +
 ..._array_update_crc32c_single_38.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_39.out       |     1 +
 ..._array_update_crc32c_single_39.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_4.out        |     1 +
 ...n_array_update_crc32c_single_4.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_40.out       |     1 +
 ..._array_update_crc32c_single_40.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_41.out       |     1 +
 ..._array_update_crc32c_single_41.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_42.out       |     1 +
 ..._array_update_crc32c_single_42.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_5.out        |     1 +
 ...n_array_update_crc32c_single_5.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_6.out        |     1 +
 ...n_array_update_crc32c_single_6.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_7.out        |     1 +
 ...n_array_update_crc32c_single_7.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_8.out        |     1 +
 ...n_array_update_crc32c_single_8.out_with_nullmap |     1 +
 .../column_array_update_crc32c_single_9.out        |     1 +
 ...n_array_update_crc32c_single_9.out_with_nullmap |     1 +
 .../columns/column_date_v1_update_crc32c_batch.out |    20 +
 ...mn_date_v1_update_crc32c_batch.out_with_nullmap |    20 +
 .../column_date_v1_update_crc32c_single.out        |     1 +
 ...n_date_v1_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_date_v2_update_crc32c_batch.out |    20 +
 ...mn_date_v2_update_crc32c_batch.out_with_nullmap |    20 +
 .../column_date_v2_update_crc32c_single.out        |     1 +
 ...n_date_v2_update_crc32c_single.out_with_nullmap |     1 +
 .../column_datetime_v1_update_crc32c_batch.out     |    20 +
 ...atetime_v1_update_crc32c_batch.out_with_nullmap |    20 +
 .../column_datetime_v1_update_crc32c_single.out    |     1 +
 ...tetime_v1_update_crc32c_single.out_with_nullmap |     1 +
 .../column_datetime_v2_0_update_crc32c_batch.out   |    20 +
 ...etime_v2_0_update_crc32c_batch.out_with_nullmap |    20 +
 .../column_datetime_v2_0_update_crc32c_single.out  |     1 +
 ...time_v2_0_update_crc32c_single.out_with_nullmap |     1 +
 .../column_datetime_v2_5_update_crc32c_batch.out   |    20 +
 ...etime_v2_5_update_crc32c_batch.out_with_nullmap |    20 +
 .../column_datetime_v2_5_update_crc32c_single.out  |     1 +
 ...time_v2_5_update_crc32c_single.out_with_nullmap |     1 +
 .../column_datetime_v2_6_update_crc32c_batch.out   |    20 +
 ...etime_v2_6_update_crc32c_batch.out_with_nullmap |    20 +
 .../column_datetime_v2_6_update_crc32c_single.out  |     1 +
 ...time_v2_6_update_crc32c_single.out_with_nullmap |     1 +
 .../column_decimal128_1_update_crc32c_batch.out    |   132 +
 ...cimal128_1_update_crc32c_batch.out_with_nullmap |   132 +
 .../column_decimal128_1_update_crc32c_single.out   |     1 +
 ...imal128_1_update_crc32c_single.out_with_nullmap |     1 +
 .../column_decimal256_1_update_crc32c_batch.out    |   136 +
 ...cimal256_1_update_crc32c_batch.out_with_nullmap |   136 +
 .../column_decimal256_1_update_crc32c_single.out   |     1 +
 ...imal256_1_update_crc32c_single.out_with_nullmap |     1 +
 .../column_decimal32_1_update_crc32c_batch.out     |    57 +
 ...ecimal32_1_update_crc32c_batch.out_with_nullmap |    57 +
 .../column_decimal32_1_update_crc32c_single.out    |     1 +
 ...cimal32_1_update_crc32c_single.out_with_nullmap |     1 +
 .../column_decimal64_1_update_crc32c_batch.out     |   132 +
 ...ecimal64_1_update_crc32c_batch.out_with_nullmap |   132 +
 .../column_decimal64_1_update_crc32c_single.out    |     1 +
 ...cimal64_1_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_int128_update_crc32c_batch.out  |    78 +
 ...umn_int128_update_crc32c_batch.out_with_nullmap |    78 +
 .../columns/column_int128_update_crc32c_single.out |     1 +
 ...mn_int128_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_int16_update_crc32c_batch.out   |    84 +
 ...lumn_int16_update_crc32c_batch.out_with_nullmap |    84 +
 .../columns/column_int16_update_crc32c_single.out  |     1 +
 ...umn_int16_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_int32_update_crc32c_batch.out   |    78 +
 ...lumn_int32_update_crc32c_batch.out_with_nullmap |    78 +
 .../columns/column_int32_update_crc32c_single.out  |     1 +
 ...umn_int32_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_int64_update_crc32c_batch.out   |    84 +
 ...lumn_int64_update_crc32c_batch.out_with_nullmap |    84 +
 .../columns/column_int64_update_crc32c_single.out  |     1 +
 ...umn_int64_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_int8_update_crc32c_batch.out    |    82 +
 ...olumn_int8_update_crc32c_batch.out_with_nullmap |    82 +
 .../columns/column_int8_update_crc32c_single.out   |     1 +
 ...lumn_int8_update_crc32c_single.out_with_nullmap |     1 +
 .../column_str32_json_update_crc32c_batch.out      |  1654 ++
 ...str32_json_update_crc32c_batch.out_with_nullmap |  1654 ++
 .../column_str32_json_update_crc32c_single.out     |     1 +
 ...tr32_json_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_str32_update_crc32c_batch.out   |    35 +
 ...lumn_str32_update_crc32c_batch.out_with_nullmap |    35 +
 .../columns/column_str32_update_crc32c_single.out  |     1 +
 ...umn_str32_update_crc32c_single.out_with_nullmap |     1 +
 .../column_str64_json_update_crc32c_batch.out      | 20264 +++++++++++++++++++
 ...str64_json_update_crc32c_batch.out_with_nullmap | 20264 +++++++++++++++++++
 .../column_str64_json_update_crc32c_single.out     |     1 +
 ...tr64_json_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_str64_update_crc32c_batch.out   |    35 +
 ...lumn_str64_update_crc32c_batch.out_with_nullmap |    35 +
 .../columns/column_str64_update_crc32c_single.out  |     1 +
 ...umn_str64_update_crc32c_single.out_with_nullmap |     1 +
 .../columns/column_uint8_update_crc32c_batch.out   |     4 +
 ...lumn_uint8_update_crc32c_batch.out_with_nullmap |     4 +
 .../columns/column_uint8_update_crc32c_single.out  |     1 +
 ...umn_uint8_update_crc32c_single.out_with_nullmap |     1 +
 be/test/testutil/test_util.cpp                     |     3 +-
 be/test/vec/columns/column_array_test.cpp          |    17 +
 be/test/vec/columns/column_decimal_test.cpp        |    37 +
 be/test/vec/columns/column_string_test.cpp         |    32 +
 be/test/vec/columns/column_vector_test.cpp         |    48 +
 be/test/vec/columns/common_column_test.h           |    80 +
 260 files changed, 47224 insertions(+), 5 deletions(-)
 copy be/{src/pch/pch.cc => test/expected_result/vec/columns/column_array_update_crc32c_batch.out} (100%)
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_0.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_0.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_1.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_1.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_10.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_10.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_11.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_11.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_12.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_12.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_13.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_13.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_14.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_14.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_15.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_15.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_16.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_16.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_17.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_17.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_18.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_18.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_19.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_19.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_2.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_2.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_20.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_20.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_21.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_21.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_22.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_22.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_23.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_23.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_24.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_24.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_25.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_25.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_26.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_26.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_27.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_27.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_28.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_28.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_29.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_29.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_3.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_3.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_30.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_30.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_31.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_31.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_32.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_32.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_33.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_33.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_34.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_34.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_35.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_35.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_36.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_36.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_37.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_37.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_38.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_38.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_39.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_39.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_4.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_4.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_40.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_40.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_41.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_41.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_42.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_42.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_5.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_5.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_6.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_6.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_7.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_7.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_8.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_8.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_9.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_batch_9.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_0.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_0.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_1.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_1.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_10.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_10.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_11.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_11.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_12.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_12.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_13.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_13.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_14.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_14.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_15.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_15.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_16.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_16.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_17.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_17.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_18.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_18.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_19.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_19.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_2.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_2.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_20.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_20.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_21.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_21.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_22.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_22.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_23.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_23.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_24.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_24.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_25.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_25.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_26.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_26.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_27.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_27.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_28.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_28.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_29.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_29.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_3.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_3.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_30.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_30.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_31.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_31.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_32.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_32.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_33.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_33.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_34.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_34.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_35.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_35.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_36.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_36.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_37.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_37.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_38.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_38.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_39.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_39.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_4.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_4.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_40.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_40.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_41.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_41.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_42.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_42.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_5.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_5.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_6.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_6.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_7.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_7.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_8.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_8.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_9.out
 create mode 100644 be/test/expected_result/vec/columns/column_array_update_crc32c_single_9.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_date_v1_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_date_v1_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_date_v1_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_date_v1_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_date_v2_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_date_v2_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_date_v2_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_date_v2_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v1_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v1_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v1_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v1_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_0_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_0_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_0_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_0_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_5_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_5_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_5_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_5_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_6_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_6_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_6_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_datetime_v2_6_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal128_1_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal128_1_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal128_1_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal128_1_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal256_1_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal256_1_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal256_1_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal256_1_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal32_1_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal32_1_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal32_1_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal32_1_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal64_1_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal64_1_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_decimal64_1_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_decimal64_1_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int128_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_int128_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int128_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_int128_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int16_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_int16_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int16_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_int16_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int32_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_int32_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int32_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_int32_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int64_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_int64_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int64_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_int64_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int8_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_int8_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_int8_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_int8_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str32_json_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_str32_json_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str32_json_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_str32_json_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str32_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_str32_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str32_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_str32_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str64_json_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_str64_json_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str64_json_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_str64_json_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str64_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_str64_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_str64_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_str64_update_crc32c_single.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_uint8_update_crc32c_batch.out
 create mode 100644 be/test/expected_result/vec/columns/column_uint8_update_crc32c_batch.out_with_nullmap
 create mode 100644 be/test/expected_result/vec/columns/column_uint8_update_crc32c_single.out
 create mode 100644 be/test/expected_result/vec/columns/column_uint8_update_crc32c_single.out_with_nullmap


---------------------------------------------------------------------
To unsubscribe, e-mail: commits-unsubscribe@doris.apache.org
For additional commands, e-mail: commits-help@doris.apache.org