You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by xi...@apache.org on 2026/08/03 14:21:32 UTC

(nuttx) branch releases/13.0 updated: stm32g0: Fix FLASHIF typo

This is an automated email from the ASF dual-hosted git repository.

xiaoxiang781216 pushed a commit to branch releases/13.0
in repository https://gitbox.apache.org/repos/asf/nuttx.git


The following commit(s) were added to refs/heads/releases/13.0 by this push:
     new 4a5295a56a2 stm32g0: Fix FLASHIF typo
4a5295a56a2 is described below

commit 4a5295a56a2d7fab3eab9e2cc825de0a73869d06
Author: Javier Alonso <ja...@geotab.com>
AuthorDate: Fri Jul 24 12:21:18 2026 +0200

    stm32g0: Fix FLASHIF typo
    
    `STM32_FLASHIF_BAER` was used (which doesn't exist) instead of
    `STM32_FLASHIF_BASE`
    
    Signed-off-by: Javier Alonso <ja...@geotab.com>
---
 arch/arm/src/stm32g0/hardware/stm32g0_flash.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/src/stm32g0/hardware/stm32g0_flash.h b/arch/arm/src/stm32g0/hardware/stm32g0_flash.h
index 779011abd83..f07a8a721f1 100644
--- a/arch/arm/src/stm32g0/hardware/stm32g0_flash.h
+++ b/arch/arm/src/stm32g0/hardware/stm32g0_flash.h
@@ -69,7 +69,7 @@
 #define STM32_FLASH_ECCR             (STM32_FLASHIF_BASE+STM32_FLASH_ECCR_OFFSET)
 #define STM32_FLASH_OPTR             (STM32_FLASHIF_BASE+STM32_FLASH_OPTR_OFFSET)
 #define STM32_FLASH_PCROP1ASE        (STM32_FLASHIF_BASE+STM32_FLASH_PCROP1ASE_OFFSET)
-#define STM32_FLASH_PCROP1AER        (STM32_FLASHIF_BAER+STM32_FLASH_PCROP1AER_OFFSET)
+#define STM32_FLASH_PCROP1AER        (STM32_FLASHIF_BASE+STM32_FLASH_PCROP1AER_OFFSET)
 #define STM32_FLASH_WPR1AR           (STM32_FLASHIF_BASE+STM32_FLASH_WPR1AR_OFFSET)
 #define STM32_FLASH_WPR1BR           (STM32_FLASHIF_BASE+STM32_FLASH_WPR1BR_OFFSET)
 #define STM32_FLASH_PCROP1BSR        (STM32_FLASHIF_BASE+STM32_FLASH_WPR1BSR_OFFSET)