You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by ac...@apache.org on 2021/09/03 12:56:01 UTC

[incubator-nuttx] branch master updated: arch/arm/src/stm32l4: fix STM32L4+ option bytes memory address

This is an automated email from the ASF dual-hosted git repository.

acassis pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git


The following commit(s) were added to refs/heads/master by this push:
     new 5082155  arch/arm/src/stm32l4: fix STM32L4+ option bytes memory address
5082155 is described below

commit 508215581f59c764c113f4db9877538b6ce688f2
Author: Juha Niskanen <ju...@haltian.com>
AuthorDate: Thu Sep 2 18:15:26 2021 +0300

    arch/arm/src/stm32l4: fix STM32L4+ option bytes memory address
    
    Signed-off-by: Juha Niskanen <ju...@haltian.com>
---
 arch/arm/src/stm32l4/hardware/stm32l4_memorymap.h | 11 +++++++++--
 1 file changed, 9 insertions(+), 2 deletions(-)

diff --git a/arch/arm/src/stm32l4/hardware/stm32l4_memorymap.h b/arch/arm/src/stm32l4/hardware/stm32l4_memorymap.h
index 06a7f7f..094fc7c 100644
--- a/arch/arm/src/stm32l4/hardware/stm32l4_memorymap.h
+++ b/arch/arm/src/stm32l4/hardware/stm32l4_memorymap.h
@@ -60,10 +60,17 @@
 #define STM32L4_SYSMEM_BASE    0x1fff0000     /* 0x1fff0000-0x1fff6fff: System memory */
 #define STM32L4_OTP_BASE       0x1fff7000     /* 0x1fff7000-0x1fff73ff: OTP memory */
                                               /* 0x1fff7400-0x1fff77ff: Reserved */
-#define STM32L4_OPTION_BASE    0x1fff7800     /* 0x1fff7800-0x1fff780f: Option bytes */
+#ifdef CONFIG_STM32L4_STM32L4XR
+#  define STM32L4_OPTION_BASE  0x1ff00000     /* 0x1ff00000-0x1ff0000f: Option bytes */
+                                              /* 0x1ff00010-0x1ff00fff: Reserved */
+#  define STM32L4_OPTION2_BASE 0x1ff01000     /* 0x1ff01000-0x1ff0100f: Option bytes 2 */
+                                              /* 0x1ff01010-0x1ff01fff: Reserved */
+#else
+#  define STM32L4_OPTION_BASE  0x1fff7800     /* 0x1fff7800-0x1fff780f: Option bytes */
                                               /* 0x1fff7810-0x1ffff7ff: Reserved */
-#define STM32L4_OPTION2_BASE   0x1ffff800     /* 0x1ffff800-0x1ffff80f: Option bytes 2 */
+#  define STM32L4_OPTION2_BASE 0x1ffff800     /* 0x1ffff800-0x1ffff80f: Option bytes 2 */
                                               /* 0x1ffff810-0x1fffffff: Reserved */
+#endif
 
 /* System Memory Addresses **************************************************/