You are viewing a plain text version of this content. The canonical link for it is here.
Posted to commits@nuttx.apache.org by xi...@apache.org on 2023/05/19 13:18:58 UTC
[nuttx] 01/04: arch/arm/src/gd32f4/Kconfig: Fix texts GD32F4_TIMER0_CH3O
This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
commit fe8289bbc0f5f62024880e182d6c7772a2b07ef7
Author: simbit18 <10...@users.noreply.github.com>
AuthorDate: Fri May 19 12:40:33 2023 +0200
arch/arm/src/gd32f4/Kconfig: Fix texts GD32F4_TIMER0_CH3O
correct GD32F4_TIMER0_CHANNEL2 -> GD32F4_TIMER0_CHANNEL3
fix texts
Remove spaces from Kconfig files
---
arch/arm/src/gd32f4/Kconfig | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm/src/gd32f4/Kconfig b/arch/arm/src/gd32f4/Kconfig
index 91f3eb2680..e474820db1 100644
--- a/arch/arm/src/gd32f4/Kconfig
+++ b/arch/arm/src/gd32f4/Kconfig
@@ -895,11 +895,11 @@ config GD32F4_TIMER0_CH3MODE
which drives CH3_O and CH3_ON.
config GD32F4_TIMER0_CH3O
- bool "TIMER0 Channel 2 Output"
+ bool "TIMER0 Channel 3 Output"
default n
- depends on GD32F4_TIMER0_CHANNEL2
+ depends on GD32F4_TIMER0_CHANNEL3
---help---
- Enables channel 2 output.
+ Enables channel 3 output.
config GD32F4_TIMER0_CH3ON
bool "TIMER0 Channel 3 Complementary Output"
@@ -2089,7 +2089,7 @@ menu "RTC Configuration"
config GD32F4_RTC_MAGIC_REG
int "BKP register"
default 0
- range 0 19
+ range 0 19
depends on !GD32F4_HAVE_RTC_COUNTER
---help---
The BKP register used to store/check the Magic value to determine if