You are viewing a plain text version of this content. The canonical link for it is here.

Posted to commits@tvm.apache.org by GitBox <gi...@apache.org> on 2022/01/13 17:56:23 UTC

[GitHub] [tvm] vegaluisjose commented on pull request #3010: [RFC] [VTA] [TSIM] Enabling Cycle-Accurate Hardware Simulation for VTA #3009

vegaluisjose commented on pull request #3010:
URL: https://github.com/apache/tvm/pull/3010#issuecomment-1012373758


   I think the DPI interface changed (the verilog files [here](https://github.com/apache/tvm-vta/blob/36a91576edf633479c78649e050f18dd2ddc8103/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v#L29-L42)), and the example (chisel) has to be update it to take into account that.


-- 
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.

To unsubscribe, e-mail: commits-unsubscribe@tvm.apache.org

For queries about this service, please contact Infrastructure at:
users@infra.apache.org